Nonvolatile memory device having buried data lines and floating

Details Nonvolatile memory device having buried data lines and floating Nonvolatile memory device having buried data lines and floating

1996-06-25

1998-05-05

Ngo, Ngan V.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257316, 36518501, H01L 29788

Patent

active

057478490

ABSTRACT:
A semiconductor substrate of a first conductivity type has formed on its main surface a floating gate through a first gate insulating film and has further formed over the floating gate a control gate through a second gate insulating film. In one of a paired source and drain and across which there is provided the floating gate insulately above the main surface of the substrate, a semiconductor region of second conductivity type having a lower impurity concentration than that of the paired source and drain is formed in a portion of the substrate overlapping the floating gate. A nonvolatile memory device thus constructed has its writing operation carried out by extracting electrons from the floating gate to the other of the paired source and drain having a semiconductor region of the second conductivity type, having a higher impurity concentration, by an F-N tunneling of electrons flowing through the first gate insulating film and its erasing operation carried out by injecting from the paired source and drain or the semiconductor substrate into the floating gate by the F-N tunneling of electrons flowing through the first gate insulating film. Data lines or source lines can be shared between memory cells adjacent to each other in a word line direction so that the memory cells can be substantially small-sized. The writing operation and the erasing operation can be carried out by the tunnel current so that the corresponding necessary high voltages can be generated by the internal circuits.

REFERENCES:
patent: 4639893 (1987-01-01), Eitan
patent: 4855800 (1989-08-01), Esquivel et al.
patent: 4868619 (1989-09-01), Mukherjee et al.
patent: 4887238 (1989-12-01), Bergemont
patent: 4949309 (1990-08-01), Rao
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5153684 (1992-10-01), Shoji et al.
patent: 5280446 (1994-01-01), Ma et al.
patent: 5293331 (1994-03-01), Hart et al.
patent: 5300802 (1994-04-01), Komori et al.
patent: 5350938 (1994-09-01), Matsukawa et al.
patent: 5399891 (1995-03-01), Yin et al.
S. Aritome, et al., "A Reliable Bi-Polarity Write/Erase Technology in Flash EEPROMs", IEEE Tech., Dig. of IEDM, 1990, pp. 111-114, no month.
R. Kazerounian, et al., "Alternate Metal Virtual Ground EPROM Array Implemented in a 0.8 m Process for Very High Density Applications", EIII Tech. Dig. of IEDM, 1991, pp. 311-314, no month.
K. Yoshikawa, et al., "An Asymmetrical Lightly-Doped Source (ALDS) Cell for Virtual Ground High Density EPROMs", IEEE Tech., Dig. of IEDM, 1988, pp. 432-435, no month.

Affiliated with

Also associated with

Rating

Nonvolatile memory device having buried data lines and floating does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory device having buried data lines and floating , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device having buried data lines and floating will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-57219