Nonvolatile memory device and method of reading information...

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185160, C365S185180

Reexamination Certificate

active

07495959

ABSTRACT:
A nonvolatile memory device includes a memory cell array and a voltage controller. The memory cell array includes a plurality of memory blocks each including a plurality of cell strings, where each of the cell strings includes a first selection transistor, a second selection transistor, and at least one memory cell transistor connected in series between the first and second selection transistors. The voltage controller applies a first selection voltage to first selection lines connected to the first selection transistors, a second selection voltage to second selection lines connected to the second selection transistors, and a word line voltage to word lines connected to the memory cell transistors, in response to a plurality of block selection signals corresponding to the memory blocks. The voltage controller precharges the second selection lines to a precharge voltage by applying the second selection line voltage to the second selection lines in a standby state, where the second selection line voltage is equal to the precharge voltage.

REFERENCES:
patent: 5696717 (1997-12-01), Koh
patent: 5963475 (1999-10-01), Choi et al.
patent: 6125052 (2000-09-01), Tanaka
patent: 6236594 (2001-05-01), Kwon
patent: 6337807 (2002-01-01), Futatsuyama et al.
patent: 6370062 (2002-04-01), Choi
patent: 6487117 (2002-11-01), Choi et al.
patent: 6621735 (2003-09-01), Nakamura et al.
patent: 6661707 (2003-12-01), Choi et al.
patent: 7061802 (2006-06-01), Nakai
patent: 7212447 (2007-05-01), Aritome
patent: 7233522 (2007-06-01), Chen et al.
patent: 7274603 (2007-09-01), Futatsuyama et al.
patent: 7315472 (2008-01-01), Lee
patent: 2004/0151033 (2004-08-01), Takazawa et al.
patent: 2004/0213045 (2004-10-01), Nakai
patent: 2005/0213378 (2005-09-01), Chang
patent: 11-086574 (1999-03-01), None
patent: 2002-150782 (2002-05-01), None
patent: 2002-358792 (2002-12-01), None
patent: 1020020047770 (2002-06-01), None
patent: 1020020050367 (2002-06-01), None
patent: 1020050002245 (2005-01-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Nonvolatile memory device and method of reading information... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory device and method of reading information..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device and method of reading information... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4072154

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.