Nonvolatile memory device and method of operating and...

Details Nonvolatile memory device and method of operating and... Nonvolatile memory device and method of operating and...

2008-01-29

2010-10-12

Yoha, Connie C (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185330, C365S185110, C365S185220

Reexamination Certificate

active

07813185

ABSTRACT:
Provided is a method of reliably operating a highly integratable nonvolatile memory device. The nonvolatile memory device may include a string selection transistor, a plurality of memory transistors, and a ground selection transistor between a bit line and a common source line. In the nonvolatile memory device, data may be erased from the memory transistors by applying an erasing voltage to the bit line or the common source line.

REFERENCES:
patent: 6894924 (2005-05-01), Choi et al.
patent: 6903981 (2005-06-01), Futatsuyama et al.
patent: 6967874 (2005-11-01), Hosono
patent: 6975543 (2005-12-01), Kurihara
patent: 7035147 (2006-04-01), Yeh et al.
patent: 2006/0249779 (2006-11-01), Choi et al.

Affiliated with

Also associated with

Rating

Nonvolatile memory device and method of operating and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory device and method of operating and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device and method of operating and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4218807