Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2003-07-31
2004-11-09
Mai, Son (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185140, C365S185270
Reexamination Certificate
active
06816414
ABSTRACT:
FIELD OF THE INVENTION
The present disclosure relates, in general to memory devices, and more particularly, to a nonvolatile memory device and method of making the same.
RELATED ART
It has been shown that non-volatile memory single-transistor bitcells having a dielectric with embedded silicon nanocrystals can be charged with electrons using hot carrier injection (HCI injection), HCI injection with reverse well/source bias, or Fowler-Nordheim (FN) tunneling. The nanocrystals can be discharged with Fowler-Nordheim tunneling through either a top or a bottom dielectric with respect to the nanocrystals. The array architecture considerations of either FN tunneling program/erase or HCI program/FN erase for single-transistor bitcells are also understood. While vertical FN programming is a very low current operation, it results in a long programming time (e.g., on the order of 1-10 msec) and an inefficient bitcell with either two transistors per bitcell or two parallel conductors in a bitline direction. HCI programming results in an efficient bitcell and fast programming (e.g., on the order of 1-10 &mgr;sec) at the expense of high programming current (e.g., on the order of 100-200 &mgr;A).
It also has been shown that source-side injection in a split-gate bitcell in combination with an oxide-nitride-oxide (ONO) storage layer can be used with either hot hole erase or with erase through the thin top oxide of a SONOS device. However, hot hole erase results in oxide degradation leading to read disturb, and thin top oxide erase of an ONO layer results in susceptibility to read disturb for erase times on the order of between 100 msec to 1 sec.
Accordingly, a bitcell combining high reliability program/erase operations and low write power is needed.
REFERENCES:
patent: 5824584 (1998-10-01), Chen et al.
patent: 5959896 (1999-09-01), Forbes
patent: 5969383 (1999-10-01), Chang et al.
patent: 6166401 (2000-12-01), Forbes
patent: 6400610 (2002-06-01), Sadd
patent: 6563728 (2003-05-01), Kobayashi
patent: 6654282 (2003-11-01), Kanai
patent: 6706599 (2004-03-01), Sadd et al.
patent: 2002/0045315 (2002-04-01), Ogura et al.
Chang et al., “A New SONOS Memory Using Source-Side Injection for Programming,”IEEE Electron Device Letters, Jul. 1998, vol. 19, No. 7, pp. 253-255.
Balconi-Lamica Michael J.
Freescale Semiconductor Inc.
Mai Son
LandOfFree
Nonvolatile memory and method of making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory and method of making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory and method of making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3298024