Nonvolatile integrated circuit memory devices having adjustable

Details Nonvolatile integrated circuit memory devices having adjustable Nonvolatile integrated circuit memory devices having adjustable

1996-10-15

1997-12-09

Nelms, David C.

Static information storage and retrieval

Floating gate

Particular biasing

36518512, 36518517, 36518523, G11C 1606

Patent

active

056967179

ABSTRACT:
Integrated circuit memory devices include an array of NAND strings containing a plurality of EEPROM memory cells, sense amplifiers for determining whether the memory cells have been properly erased and programmed during respective erase and program verification modes of operation, an erase voltage adjusting circuit for setting a limit on a range of acceptable erase threshold voltages and a program voltage adjusting circuit for setting a limit on a range of acceptable program threshold voltages. The sense amplifier determines during an erase verification operation whether a memory cell in a NAND string has been erased to have a threshold voltage within a range of acceptable erase threshold voltages. The range of acceptable erase threshold voltages typically has an upper limit less than a predetermined reference potential (e.g., GND). For example, the sense amplifiers can be utilized to determine whether the memory cells in the string have been sufficiently erased so that their erase threshold voltages (EV.sub.th) are less than or equal to a preselected erase threshold voltage (e.g., -1 Volt). An erase voltage adjusting circuit is also provided for setting a limit on a range of acceptable erase threshold voltages by modifying an effective series resistance of the string of memory cells as seen by the sense amplifier during the erase verification operation. Here, the erase voltage adjusting circuit sets a limit by making the erase threshold voltage of a selected cell in the string appear to be too high when evaluated by the sense amplifier. This prompts a repeat erase operation to lower the threshold voltage of the selected cell.

REFERENCES:
patent: 5109361 (1992-04-01), Yim et al.
patent: 5214605 (1993-05-01), Lim et al.
patent: 5299162 (1994-03-01), Kim et al.
patent: 5299166 (1994-03-01), Suh et al.
patent: 5414664 (1995-05-01), Lin et al.
patent: 5511022 (1996-04-01), Yim et al.
patent: 5544116 (1996-08-01), Chao et al.
patent: 5546341 (1996-08-01), Suh et al.
patent: 5617353 (1997-04-01), Lim et al.
B. Prince et al., Semiconductor Memories, A Handbook of Design, Manufacture, and Application, Second Edition, John Wiley & Sons Ltd., pp. 603-604 (1991).
Ashok K. Sharma, Semiconductor Memories Technology, Testing, and Reliability, IEEE Press Marketing, Institute of Electrical and Electronics Engineers, Inc., 1997, pp. 122-139.
Kynett et al., An In-System Reprogrammable 32KX8 CMOS Flash Memory, IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.

Affiliated with

Also associated with

Rating

Nonvolatile integrated circuit memory devices having adjustable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile integrated circuit memory devices having adjustable , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile integrated circuit memory devices having adjustable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1613127