Nonlinear receiver model for gate-level delay calculation

Details Nonlinear receiver model for gate-level delay calculation Nonlinear receiver model for gate-level delay calculation

2007-11-20

2007-11-20

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C703S002000, C703S016000

Reexamination Certificate

active

10977243

ABSTRACT:
A characterized cell library for EDA tools includes receiver model data that provides two or more capacitance values for a given receiver modeling situation (signal type and operating conditions). The receiver model can then use different capacitance values to generate different portions of the model receiver signal, thereby enabling more accurate matching of actual receiver signal timing characteristics. For example, a two-capacitance receiver model can be generated by using the first capacitance value to match the delay characteristics of an actual receiver, and by using the second capacitance (in light of the use of the first capacitance) to match the slew characteristics of that actual receiver. Because typical EDA timing analyses focus mainly on delay and slew (and not the detailed profile of circuit signals), a two-capacitance receiver model can provide a high degree of accuracy without significantly increasing cell library size and computational complexity.

REFERENCES:
patent: 3683417 (1972-08-01), Gummel
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5467291 (1995-11-01), Fan et al.
patent: 5610833 (1997-03-01), Chang et al.
patent: 5636130 (1997-06-01), Salem et al.
patent: 6253359 (2001-06-01), Cano et al.
patent: 6370060 (2002-04-01), Takata et al.
patent: 6467068 (2002-10-01), Iyer et al.
patent: 6473890 (2002-10-01), Yasui et al.
patent: 6480996 (2002-11-01), Aji et al.
patent: 6637008 (2003-10-01), Higuchi et al.
patent: 6766264 (2004-07-01), Jung et al.
patent: 6789232 (2004-09-01), Iyer et al.
patent: 6791343 (2004-09-01), Ramarao et al.
patent: 7185298 (2007-02-01), Corbeil et al.
patent: 2003/0055613 (2003-03-01), Tsai
patent: 2003/0131322 (2003-07-01), Roohparvar
patent: 2004/0205678 (2004-10-01), Tuncer et al.
patent: 2004/0210857 (2004-10-01), Srinivasan
patent: 2004/0243957 (2004-12-01), Mandry
patent: 2005/0010883 (2005-01-01), Wood
patent: 2005/0114111 (2005-05-01), Zhang et al.
patent: 11031747 (1999-02-01), None

Affiliated with

Also associated with

Rating

Nonlinear receiver model for gate-level delay calculation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonlinear receiver model for gate-level delay calculation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonlinear receiver model for gate-level delay calculation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3817174