Non-volatile state retention latch

Details Non-volatile state retention latch Non-volatile state retention latch

2011-06-14

2011-06-14

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Systems using particular element

Magnetoresistive

C365S173000

Reexamination Certificate

active

07961502

ABSTRACT:
Electronic circuits use latches including a magnetic tunnel junction (MTJ) structure and logic circuitry arranged to produce a selective state in the MTJ structure. Because the selective state is maintained magnetically, the state of the latch or electronic circuit can be maintained even while power is removed from the electronic device.

REFERENCES:
patent: 6147900 (2000-11-01), Pohm
patent: 6947318 (2005-09-01), Fujita
patent: 6999342 (2006-02-01), Ooishi
patent: 7372723 (2008-05-01), Lu et al.
patent: 7733145 (2010-06-01), Abe et al.
patent: 2004/0057280 (2004-03-01), Ooishi
patent: 2005/0157539 (2005-07-01), Van Der Zaag et al.
patent: 2006/0039194 (2006-02-01), Hidaka
patent: 2006/0083047 (2006-04-01), Fujita et al.
patent: 2008/0229269 (2008-09-01), Lamorey
International Search Report and Written Opinion—PCT/US2009/066490, International Search Authority—European Patent Office—Apr. 23, 2010.
Weisheng Zhao et al: “TAS-MRAM based Non-volatile FPGA logic circuit” Field-Programmable Technology, 2007. ICFPT 2007. International Conference on, IEEE, PI, Dec. 1, 2007, pp. 153-160, XP031208385 ISBN: 978-1-4244-1471-0 p. 3, paragraph 3-p. 7, paragraph 4; figures 3.1-4.6.

Affiliated with

Also associated with

Rating

Non-volatile state retention latch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile state retention latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile state retention latch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2724291