Static information storage and retrieval – Read/write circuit – Having fuse element
Reexamination Certificate
2006-10-03
2006-10-03
Tran, M. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Having fuse element
C365S226000
Reexamination Certificate
active
07116603
ABSTRACT:
A power-on reset circuit has a power-on level detecting circuit which detects a power voltage to output a power-on reset signal and a delay circuit which delays the power-on reset signal output by the power-on level detecting circuit. Two chip address specifying pads are connected to the delay circuit. Delay time in the delay time is controlled according to a chip address supplied to these two pads.
REFERENCES:
patent: 5206831 (1993-04-01), Wakamatsu
patent: 5526229 (1996-06-01), Wakabayashi et al.
patent: 5808944 (1998-09-01), Yoshitake et al.
patent: 5826007 (1998-10-01), Sakaki et al.
patent: 6088281 (2000-07-01), Miyakawa et al.
patent: 6404683 (2002-06-01), Yumoto
patent: 6462995 (2002-10-01), Urakawa
patent: 6631503 (2003-10-01), Hsu et al.
patent: 6642757 (2003-11-01), Ikehashi et al.
patent: 6779122 (2004-08-01), George et al.
patent: 6876557 (2005-04-01), Hsu et al.
patent: 2006/0085702 (2006-04-01), Qureshi et al.
patent: 09-205349 (1997-08-01), None
patent: 2002-100974 (2002-04-01), None
patent: 1997-0051367 (1997-07-01), None
U.S. Appl. No. 09/957,027, filed Sep. 21, 2001.
Kanda Kazushige
Nakamura Hiroshi
Hogan & Hartson L.L.P.
Tran M.
LandOfFree
Non-volatile semiconductor storage device performing ROM... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor storage device performing ROM..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor storage device performing ROM... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3651166