Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2000-12-06
2002-08-27
Lam, David (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C185S016000
Reexamination Certificate
active
06442071
ABSTRACT:
This application relies for priority upon Korean Patent Application No. 1999-55214, filed on Dec. 6, 1999, the contents of which are herein incorporated by reference in their entirety.
FIELD OF THE INVENTION
The present invention relates to memory devices and, more particularly, to a nonvolatile semiconductor memory device with an erase algorithm to electrically erasable and programmable read only memory (EEPROM) cells.
BACKGROUND OF THE INVENTION
FIG. 1
is a cross-sectional view of an EEPROM cell in the prior art. The EEPROM cell has source and drain regions
2
and
3
, a floating gate
4
, and a control gate
5
. The source and drain regions
2
and
3
are formed in a P-type semiconductor substrate (or bulk)
1
. The floating gate
4
is formed on a channel region with an insulating layer having a thickness of about 100 Å interposed therebetween. The channel region is formed between the source and drain regions
2
and
3
. The control gate
5
is formed on the floating gate with another insulating layer interposed therebetween.
As a non-volatile semiconductor memory device, a NOR-type flash memory device includes an array of sectors for storing information. Each of the sectors has EEPROM cells in which rows (e.g., wordlines) and columns (e.g., bitlines) are arranged in a matrix type arrangement. At each sector as an erase unit, an erase operation of the NOR-type flash memory device is carried out to erase all EEPROM cells in one sector at the same time. Various erase methods related with a flash memory device are disclosed in U.S. Pat. Nos. 5,781,477, 5,132,935, 5,220,533, 5,513,193, and 5,805,501.
All EEPROM cells, which are provided to a selected cell of a NOR-type flash memory device, are erased through a series of program, erase, and over-erase cure operations, as shown in FIG.
2
. During the programming operation, voltages Vs and Vb, of 0V, are applied to a source and a bulk, respectively, a gate voltage Vg of about 10V is applied to a control gate, and 5V voltage suitable for creating a hot electron is applied to a drain. Accordingly, each of EEPROM cells is programmed. Upon the bias condition, sufficient amount of negative charges are accumulated in a floating gate of each of the EEPROM, so that the floating gate has a negative potential. The programmed EEPROM cell is called an “OFF cell”, and has a threshold voltage which exists within a target threshold voltage range (e.g., about 6V-8.5V) corresponding to the OFF cell.
Then the erasing operation takes place. All the EEPROM cells in the selected cell are erased at the same time by an F-N (Fowler-Nordheim) tunneling scheme. Upon the F-N tunneling scheme, about a gate voltage Vg of −10V is applied to a control gate of each cell, and a voltage Vb of 5V suitable for generating the F-N tunneling is applied to a semiconductor substrate. In this case, a source and a drain are situated in a floating state. Such an erase scheme is called a negative gated bulk erase (NGBE) operation. During the NGBE operation, a strong electric field of about 6-7MV/cm is established between the control gate and the semiconductor substrate, so that the F-N tunneling is induced. Thus, the charges accumulated in the floating gate move from the floating gate into the substrate (or bulk) through a thin insulating layer of about 100 Å. The erased EEPROM cell is called an “ON cell”, and has a threshold voltage which exists within a target threshold voltage range (e.g., about 0.5V-2.5V) corresponding to the ON cell.
Erasure may result in over-erasure. Over-erasure is cured in the prior art as follows.
After the NGBE operation, it is checked whether all the EEPROM cells in a sector exist within a target threshold voltage range (e.g., 0.5V-2.5V) corresponding to an ON cell. After simultaneously erasing all the EEPROM cells of the sector, an EEPROM cell having a threshold voltage of 0.5V or less is created. Conventionally, such an EEPROM cell is called “over-erased cell”, which can be erased by an over-erase curing operation (or erase repair operation). As a result, a threshold voltage of the over-erased EEPROM cell can be distributed within a target threshold voltage range corresponding to an ON state.
In the over-erase curing operation, a source of an over-erased EEPROM cell and a semiconductor substrate are grounded. A voltage Vg of about 3V-5V is applied to a control gate. And, a voltage Vd about 5V is applied to a drain for a predetermined time. Upon such a bias condition, negative charges, which are less than those of a program operation in amount, are accumulated in a floating gate. Thus, the foregoing over-erase curing operation is carried out to move the threshold voltage of the over-erased cell within the target threshold voltage range. Voltages Vg, Vd, Vs, Vb, which are applied to the over-erased EEPROM cell during the over-erased cure operation, are called “soft-program voltages”.
In the foregoing erase method, as shown in
FIG. 2
, there are over-cured (or over-programmed) EEPROM cells, which remain over-cured even after the over-erased cure operation. These cells can be erased by carrying sequential steps of program, erase, and over-erase curing operation again.
When a read operation is carried out, the over-cured EEPROM cell scarcely has an ON cell sensing margin left. In the worst case, the over-cured EEPROM cell can even be sensed as an OFF cell. One of the causes to generate such a phenomenon is too wide a target threshold voltage range corresponding to an ON cell. Namely, the phenomenon results from diversity of program and erase characteristics (e.g., program and erase speed) of each EEPROM cell. More specifically, this will be described as follows.
As an integration level of a flash memory device increases, a size (especially, channel width) of each EEPROM cell has been reduced. This leads to reduction of charges stored in a floating gate. Accordingly, even though change in a manufacturing process is little, a difference of program and erase characteristics becomes great. And, as an EEPROM cell size becomes small, the process is variously changed to diversify program and erase characteristics of the EEPROM cell. Upon the identical bias condition, it is known that such a phenomenon is caused by disparity between capacitance elements of each cell, change in thickness of a tunnel oxide layer, doping concentration of a floating gate, and so on.
In
FIG. 3
, the symbols Co, Cs, and Cc denote capacitance between a wordline and a floating gate, capacitance between a floating gate and a source, and a channel capacitance, respectively.
Out of the capacitance elements in each cell, a drain coupling ratio (DCR) has a great influence on the program and erase characteristics. As an integration level of a memory device increases (i.e., an EEPROM cell size becomes small), the DCR becomes greater. Therefore, the program and erase characteristics are more diversified (a threshold voltage range corresponding to an ON cell becomes wider). As known by the following equation, the DCR is decided by a ratio of capacitance (Cb) between a bitline node of a cell and a floating gate to total capacitance (Co+Cs+Cb+Cc), as represented hereinbelow.
DCR=Cb/Co+Cs+Cb+Cc
For example, a voltage Vf induced to a floating gate of an unselected EEPROM cell coupled to the same column as one selected cell is decided by a drain coupling ratio DCR×Vd. If the DCR is 0.1 and a bitline voltage Vd is 5V, a voltage about 0.5V is induced to the floating gate of the unselected cell. If the threshold voltage of the unselected cell is 0.5V, an unselected EEPROM cell is conducted, even though a voltage of 0V is applied to a control gate of the unselected cell. Thus, a current about 1 &mgr;A flows through the unselected EEPROM cell. During a program operation, a voltage on a bitline of a selected cell becomes low by the drain coupling effect of a plurality of unselected cells that are coupled to the selected column. This prevents the selected cell from being programmed. Similarly to the program operation, a read operatio
Lam David
Marger Jonson & McCollom, P.C.
Samsung Electronics Co,. Ltd.
LandOfFree
Non-volatile semiconductor memory device with improved erase... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device with improved erase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device with improved erase... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2958398