Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-05-13
2008-05-13
Yoha, Connie C. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185220, C365S185290, C365S185300
Reexamination Certificate
active
07372733
ABSTRACT:
A non-volatile semiconductor memory device comprises a plurality of memory sectors arranged in different memory banks having different bulk regions. The memory cells can be erased using a first mode erase operation, which determines different erase pass voltages for the respective memory sectors by successively increasing a bank voltage applied to each sector until the number of failed cells in each sector falls below a first failed cell threshold value, and a second mode erase operation, which applies the different erase pass voltages to the respective memory sectors for successively increasing periods of time until the number of failed cells in each sector falls below a second failed cell threshold value.
REFERENCES:
patent: 6891752 (2005-05-01), Bautista et al.
patent: 7236406 (2007-06-01), Ito et al.
patent: 2005346876 (2005-12-01), None
patent: 1020050108979 (2005-11-01), None
Choi Jong In
Jeong Jae Yong
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
Yoha Connie C.
LandOfFree
Non-volatile semiconductor memory device having different... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device having different..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device having different... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2791769