Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Patent
1993-08-19
1994-09-27
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
365207, 36518907, 365185, G11C 1140
Patent
active
053512120
ABSTRACT:
An electrically erasable and programmable read only memory device has a sense amplifier circuit for changing an output voltage level at the output node thereof indicative of either an erased or a write-in state of a memory cell to be accessed, and the output voltage level is compared with a reference voltage level so as to see whether the output voltage is indicative of the erased state or the write-in state, wherein the sense amplifier circuit is associated with a current make-up circuit for compensating the current to the output node of the sense amplifier circuit so that the output voltage level rapidly reaches a high or low voltage level regardless of fluctuation of the reference voltage level.
REFERENCES:
patent: 4751682 (1988-06-01), Matsuoka et al.
patent: 4758748 (1988-07-01), Takeuchi
patent: 4761765 (1988-08-01), Hashimoto
patent: 4802138 (1989-01-01), Shimamune
patent: 4903237 (1990-02-01), Rao
LaRoche Eugene R.
Le Vu
NEC Corporation
LandOfFree
Non-volatile semiconductor memory device equipped with high-spee does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device equipped with high-spee, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device equipped with high-spee will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1269849