Non-volatile semiconductor memory device

Details Non-volatile semiconductor memory device Non-volatile semiconductor memory device

1996-02-05

1999-03-02

Chaudhuri, Olik

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257315, 257322, 36518518, 36518501, 36518526, H01L 29788

Patent

active

058775242

ABSTRACT:
In a non-volatile semiconductor memory device according to the present invention, a p type source region and a p type drain region are formed in the surface of an n well. A floating gate electrode and a control gate electrode are formed on a channel region with a tunnel oxide film interposed therebetween. According to this structure, a negative potential is applied to the drain region and a positive potential is applied to the control gate electrode when data is programmed, whereby electrons are injected from the drain region to the floating gate electrode by a band-to-band tunnel current induced hot electron injection current in the drain region. As a result, a non-volatile semiconductor memory device is provided which can prevent deterioration of the tunnel oxide film and which can be miniaturized.

REFERENCES:
patent: 3952325 (1976-04-01), Beale et al.
patent: 4399523 (1983-08-01), Gerber et al.
patent: 4742491 (1988-05-01), Liang et al.
patent: 5053841 (1991-10-01), Miyakawa et al.
patent: 5321287 (1994-06-01), Uemura et al.
patent: 5468981 (1995-11-01), Hsu
patent: 5477072 (1995-12-01), Goo
patent: 5559735 (1996-09-01), Ono et al.
patent: 5574685 (1996-11-01), Hsu
patent: 5687118 (1997-11-01), Chang
patent: 5706227 (1998-01-01), Chang et al.
J. Chen et al., "Subbreakdown Drain Leakage Current in MOSFET,"IEEE Electron Device Letters, vol. EDL-8, No. 11, Nov. 1987, pp. 515-518.
C. Y. Hu et al., "Substrate-Current-Induced Hot Electron (SCIHE) injection: a new convergence scheme for flash memory," IEDM 1995, pp. 283-286.
J. D. Bude et al., "EEPROM/Flash Sub 3. OV Drain-Source Bias Hot Carrier Writing," IEDM 1995, pp. 989-991.
"Fundamentals of Solid-State Electronics", Chih-Tang Sah, Scientific Publishing Co. Singapore, 1991, Chapter 6, pp. 640-641.
Y.S. Hisamune, et al, A High Capacitive-Coupling Ratio (HiCR) Cell for 3 V-Only 64 Mbit and Future Flash Memories, IEDM 1993, pp. 19-22.
"Memory Array Architecture and Decoding Scheme for 3 V Only Sector Erasable DINOR Flash Memory." Kobayashi et al., IEEE Journal of Solid-State Circuits, vol. 29, No.4, Apr. 1994, pp. 454-460.
"Improved Array Architectures of DINOR for 0.5um 32M and 64Mbit Flash Memories" Onoda et al., IEICE trans. Electron., vol.E77-C, No.8, Aug.1994-pp. 1279-1286.
"A 5 Volt Only 16M Bit Flash EEPOM Cell With a Simple Stacked Gate Structure." Ajika et al., IEDM Technical Digest, 1990, pp. 115-118.
"Suppressing Flash EEPROM Erase Leakage with Negative Gate Bias and LDD Erase Junction" Wann et al. Symp. VLSI Tech., 1993 pp.81-82.
"Oxide Breakdown Model for Very Low Voltages" Schuegraf et al., Symp. VLSI Tech., 1993 pp.43-44.
"Analysis of Excess Current Induced by Hot-Hole Injection in thin SiO.sub.2 Films" Proceedings of 42nd Lecture Meetings Related to Applied Related to Applied Physics, p. 656.
"Effects of Erase Source Bias on Flash EPROM Device Reliability" San et al., IEEE Transactions of Electrons on Electron Devices, vol.42, No.1. Jan. 1995, p. 150.
"An Investigation of Erase-Mode Dependent Hole Trappings in Flash EEPROM Memory Cell" Haddad et al., IEEE Electron Devices, vol. 11, No. 11, Nov. 1990, p.514.
Flash Memory Technology Handbook, Science Forum Press, 1993, p.56.
"MOSFET Drain Breakdown Voltage" Feng et al., IEEE Electron Device Letters, vol.EDL-7, No.7, Jul. 1986, p.449.
"Design for Suppression of Gate-Induced Leakage in LDD MOSFET's Using a Quasi-Two-Dimensional Analytical Model" Parke et al., vol.39, No.7, Jul., 1992, p. 1694.
"Subbreakdown Drain Leakage Current in MOSFET" Chen et al., IEEE Electron Device Letters, vol.EDL-8, No. 11, Nov., 1987, p. 515.
"A High Speed, Low Power P-Channel Flash EEPROM Using Silicon Rich Oxide as Tunneling Dielectic" Tsukuba, Extended Abstracts of the 1992 Int. Cong. on Solid State Devices and Materials, 1992, pp. 140-142.
"A Novel Band-to-Band Tunneling Induced Convergence Mechanism for Low Current, High Density Flash EEPROM Applications" IEDM Technical Digest, 1994, pp.41-44.

Affiliated with

Also associated with

Rating

Non-volatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-425382