Static information storage and retrieval – Read/write circuit
Reexamination Certificate
2006-03-07
2006-03-07
Kim, Hong (Department: 2186)
Static information storage and retrieval
Read/write circuit
C365S185110, C711S103000, C711S156000
Reexamination Certificate
active
07009890
ABSTRACT:
A non-volatile semiconductor memory EEPROM is usually deteriorated depending on the number of times of program and erase operations and application years thereof. A read operation rate of the EEPROM is generally specified to the operation rate considering deterioration of memory and even in the case where the number of times of program and erase operations is rather small and application years are also rather small, the read operation has been conducted at the read operation rate specified considering deterioration of memory. Moreover, when deterioration of memory is advanced exceeding the specified deterioration, the read operation is now disabled in the worst case. In order to overcome such problem, the reference memories are allocated for every erase and program unit block in the EEPROM memory array, the reference memories are also programmed and erased whenever the memories in the block are erased and programmed and the read timing of memory is generated from the read timing of these reference memories. Moreover, the read timing of the reference memories is outputted as an external interface.
REFERENCES:
patent: 5422856 (1995-06-01), Sasaki et al.
patent: 5455789 (1995-10-01), Nakamura et al.
patent: 5499212 (1996-03-01), Amanai
patent: 5986965 (1999-11-01), Lee
patent: 6195294 (2001-02-01), Ayukawa et al.
patent: 6414878 (2002-07-01), Matsubara et al.
patent: 6538924 (2003-03-01), Dono et al.
patent: 6590809 (2003-07-01), Yamazoe et al.
patent: 6667905 (2003-12-01), Dono et al.
patent: 2002/0114194 (2002-08-01), Kunori
patent: 2003/0161182 (2003-08-01), Li et al.
patent: 2004/0210729 (2004-10-01), Horii et al.
Brian Dipert and Markus Levy, Designing with Flash Memory, Annabooks, Apr. 1994, pp 321, 349-371.
Kanai Takeo
Yamazoe Takanori
Yoshigi Hiroshi
Hitachi ULSI Systems Co. Ltd.
Kim Hong
Miles & Stockbridge P.C.
LandOfFree
Non-volatile semiconductor memory array and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory array and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory array and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3577579