Static information storage and retrieval – Read/write circuit – Erase
Patent
1994-06-29
1995-06-20
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Erase
365185, 365900, G11C 1300
Patent
active
054266114
ABSTRACT:
When each of memory transistors 1-4 is to be selected for erasure, word lines WL1 and WL2 are set at GND level, source lines SL1 and SL2 are set at high-potential level, and bit lines BL1 and BL2 are set at open level. On selection of the memory transistors for nonerasure, the word lines WL1 and WL2 are set at high-potential level, the source lines SL1 and SL2 are set at open level and the bit lines BL1 and BL2 are set at open level. The selection is carried out by switching word line signals. The erase operation can be stopped by detecting the threshold voltage in the memory transistors 1-4. After the erase operation has been stopped, the threshold voltage in the memory transistors can be monitored and verified.
REFERENCES:
patent: 4949309 (1990-08-01), Rao
patent: 5185718 (1993-02-01), Rinerson et al.
patent: 5241507 (1993-08-01), Fong
patent: 5247346 (1993-09-01), Hazani
patent: 5247478 (1993-09-01), Gupta et al.
patent: 5274599 (1993-12-01), Ema
patent: 5287317 (1994-02-01), Kobayashi et al.
Fears Terrell W.
Seiko Epson Corporation
LandOfFree
Non-volatile semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1849191