Non-volatile programmable memory having an SRAM capability

Details Non-volatile programmable memory having an SRAM capability Non-volatile programmable memory having an SRAM capability

1996-02-15

1998-03-03

Dinh, Son T.

Static information storage and retrieval

Addressing

Byte or page addressing

36518523, 36518905, 36523008, G11C 700

Patent

active

057243034

ABSTRACT:
A computer system includes a computing device such as a microcontroller and a memory device. The memory device is illustrtively a serial device connected to the serail port of the microcontrollerThe memory device includes a page latch load circuit which provides serial I/O to the microcontroller and transfers I/O bits in a predetermined order to/from the page latches. Page latches are connected over many bit lines to a memory cell array. The page latches not only supports programming and reading of sectors in the memory cell array, but also provides one or more of the following functions: directly accessable to the microcontroller as an SRAM scratch pad, directly loadable from the memory cell array to facilitate single byte "read-modify-write" operations, and loadable during programming operations to support real time applications.

REFERENCES:
patent: 5347487 (1994-09-01), Dao et al.
patent: 5355335 (1994-10-01), Katsuno
patent: 5361229 (1994-11-01), Chiang et al.
patent: 5535159 (1996-07-01), Nii
Pathak & Baker, Session 7 Overview: Flash Memory, 1995 IEEE International Solid-State Circuits Conference, Feb. 16, 1995, p. 11.
Mills et al., TA 7.1 A3.3V 50MH.sub.Z Synchronous 16Mb Flash Memory, 1995 IEEE International Solid-State Circuits Conference, Feb. 16, 1995, pp. 120-121.
Kobayashi et al., TA 7.2 A3.3V-Only 16Mb Dinor Flash Memory, 1995 IEEE International Solid-State Circuits Conference, Feb. 16, 1995, pp. 122-123.
Nozoe et al., TA 7.3: A3.3V High-Density And Flash Memory with 1m/s/512B Erase & Program Time, 1995 IEEE International Solid-State Circuits Conference, Feb. 16, 1995, pp. 124-125.
Cernea et al., TA 7.4 A 34Mb 3.3V Serial Flash EEPROM for Solid-State Disk Applications, 1995 IEEE International Solid-State Circuits Conference, Feb. 16, 1995, pp. 126-127.
Suh et al., TA 7.5 A3.3V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme, 1995 IEEE International Solid-State Circuits Conference, Feb. 16, 1995, pp. 128-129.
Imamiya et al., TA 7.6: A35ns-Cycle Time 3.3V-Only 32Mb NAND Flash EEPROM, leee International Solid-State Circuits Conference, Feb. 16, 1995, pp. 130-131.
Bauer et al., TA 7.7: A Multilevel-Cell 32Mb Flash Memory, IEEE International Solid-State Circuits Conference, Feb. 16, 1995, pp. 132-133.

Affiliated with

Also associated with

Rating

Non-volatile programmable memory having an SRAM capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile programmable memory having an SRAM capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile programmable memory having an SRAM capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2255409