Non-volatile memory with redundancy data buffered in remote...

Details Non-volatile memory with redundancy data buffered in remote... Non-volatile memory with redundancy data buffered in remote...

2011-03-15

2011-03-15

Dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S189050, C365S230080

Reexamination Certificate

active

07907458

ABSTRACT:
A memory has defective locations in its user portion replaceable by redundant locations in a redundant portion. Data latches in column circuits of user and redundant portions allow data sensed from or to be written to a memory to be exchanged with a data bus. A remote redundancy scheme has the redundant data available from a central buffer accessible by any number of column circuits. Redundant data buffer circuits enable bus exchange with data from the user data latches except for defective locations when data are taken from the central buffer. In this way only addressing for the user portion is used for bus exchange. Also, accessibility to the redundant data will not be restricted by the locations of the column circuits relative to the redundant data latches and the buffered redundant data can be accessed at a finer granularity than that imposed by the column circuits.

REFERENCES:
patent: 4281398 (1981-07-01), McKenny et al.
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200959 (1993-04-01), Gross et al.
patent: 5206831 (1993-04-01), Wakamatsu
patent: 5231604 (1993-07-01), Watanabe
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5428621 (1995-06-01), Mehrotra et al.
patent: 5513144 (1996-04-01), O'Toole
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5808946 (1998-09-01), Roohparvar
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6104646 (2000-08-01), Haga
patent: 6149316 (2000-11-01), Harari et al.
patent: 6172916 (2001-01-01), Ooishi
patent: 6201744 (2001-03-01), Takahashi
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6418067 (2002-07-01), Watanabe et al.
patent: 6462994 (2002-10-01), Kim
patent: 6480415 (2002-11-01), Makuta et al.
patent: 6556479 (2003-04-01), Makuta et al.
patent: 6646932 (2003-11-01), Kato et al.
patent: 6661706 (2003-12-01), Kawai et al.
patent: 6684345 (2004-01-01), Harari et al.
patent: 6711057 (2004-03-01), Taura et al.
patent: 6816420 (2004-11-01), Liu et al.
patent: 6868021 (2005-03-01), Tanabe et al.
patent: 6891753 (2005-05-01), Cernea
patent: 6901015 (2005-05-01), Shinohara
patent: 7224605 (2007-05-01), Moogat et al.
patent: 7324389 (2008-01-01), Cernea
patent: 7352635 (2008-04-01), Cernea
patent: 7394690 (2008-07-01), Moogat et al.
patent: 7567466 (2009-07-01), Cernea
patent: 2002/0044489 (2002-04-01), Kim
patent: 2004/0062096 (2004-04-01), Tanabe et al.
patent: 2005/0141387 (2005-06-01), Cernea et al.
patent: 2006/0061795 (2006-03-01), Walmsley
patent: 2006/0140007 (2006-06-01), Cernea et al.
patent: 2007/0220935 (2007-09-01), Cernea
patent: 2007/0223291 (2007-09-01), Cernea
patent: 2008/0137419 (2008-06-01), Cernea
patent: 2008/0266957 (2008-10-01), Moogat et al.
patent: 0 430 682 (1991-06-01), None
patent: 2006-018934 (2006-01-01), None
patent: 290260 (1996-11-01), None
patent: 473720 (2002-01-01), None
patent: 594775 (2004-06-01), None
patent: 594776 (2004-06-01), None
patent: 1239529 (2005-09-01), None
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration,” mailed in related International Patent Application No. PCT/US2007/063912 on Sep. 14, 2007, 13 pages.
USPTO, “Notice of Allowance and Fee(s) Due,” mailed in related U.S. Appl. No. 11/389,411 on Nov. 20, 2007, 11 pages.
USPTO, “Notice of Allowance and Fee(s) Due,” mailed in related U.S. Appl. No. 11/388,579 on Nov. 9, 2007, 9 pages.
EPO, “Examiner's First Report,” corresponding European Patent Application No. 07758464.7, mailed on Feb. 12, 2009, 4 pages.
EPO, “Examiner's Further Report,” corresponding European Patent Application No. 07 758 464.7, mailed on Sep. 9, 2010, 3 pages.

Affiliated with

Also associated with

Rating

Non-volatile memory with redundancy data buffered in remote... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory with redundancy data buffered in remote..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory with redundancy data buffered in remote... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2690530