Electrical computers and digital processing systems: memory – Address formation – Combining two or more values to create address
Reexamination Certificate
2011-03-22
2011-03-22
Thai, Tuan V (Department: 2185)
Electrical computers and digital processing systems: memory
Address formation
Combining two or more values to create address
C711S161000, C711S162000, C711S165000, C714S005110, C714S006130
Reexamination Certificate
active
07913061
ABSTRACT:
A non-volatile memory is constituted from a set of memory planes, each having its own set of read/write circuits so that the memory planes can operate in parallel. The memory is further organized into erasable blocks, each for storing a logical group of logical units of data. In updating a logical unit, all versions of a logical unit are maintained in the same plane as the original. Preferably, all versions of a logical unit are aligned within a plane so that they are all serviced by the same set of sensing circuits. In a subsequent garbage collection operation, the latest version of the logical unit need not be retrieved from a different plane or a different set of sensing circuits, otherwise resulting in reduced performance. In one embodiment, any gaps left after alignment are padded by copying latest versions of logical units in sequential order thereto.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5367484 (1994-11-01), Alexander et al.
patent: 5404485 (1995-04-01), Ban
patent: 5473765 (1995-12-01), Gibbons et al.
patent: 5532962 (1996-07-01), Auclair et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5742934 (1998-04-01), Shinohara
patent: 5751634 (1998-05-01), Itoh
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5798968 (1998-08-01), Lee et al.
patent: 5860124 (1999-01-01), Matthews et al.
patent: 5890192 (1999-03-01), Lee et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5909449 (1999-06-01), So et al.
patent: 5930167 (1999-07-01), Lee et al.
patent: 5933368 (1999-08-01), Ma et al.
patent: 5937425 (1999-08-01), Ban
patent: 6011725 (2000-01-01), Eitan
patent: 6034897 (2000-03-01), Estakhri et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6141249 (2000-10-01), Estakhri et al.
patent: 6157991 (2000-12-01), Arnon
patent: 6185663 (2001-02-01), Burke
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6226728 (2001-05-01), See et al.
patent: 6272610 (2001-08-01), Katayama et al.
patent: 6304980 (2001-10-01), Beardsley et al.
patent: 6377500 (2002-04-01), Fujimoto et al.
patent: 6401160 (2002-06-01), See et al.
patent: 6421279 (2002-07-01), Tobita et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6446249 (2002-09-01), Wang et al.
patent: 6456528 (2002-09-01), Chen
patent: 6490649 (2002-12-01), Sinclair
patent: 6522580 (2003-02-01), Chen et al.
patent: 6544844 (2003-04-01), Chang et al.
patent: 6563734 (2003-05-01), Taki
patent: 6567307 (2003-05-01), Estakhri
patent: 6571261 (2003-05-01), Wang-Knop et al.
patent: 6591328 (2003-07-01), Iida et al.
patent: 6591330 (2003-07-01), Lasser
patent: 6643170 (2003-11-01), Huang et al.
patent: 6697957 (2004-02-01), Wang et al.
patent: 6725321 (2004-04-01), Sinclair et al.
patent: 6763424 (2004-07-01), Conley
patent: 6826651 (2004-11-01), Michael et al.
patent: 6871259 (2005-03-01), Hagiwara et al.
patent: 6895464 (2005-05-01), Chow et al.
patent: 6898662 (2005-05-01), Gorobets
patent: 7139864 (2006-11-01), Bennett et al.
patent: 7315916 (2008-01-01), Bennett et al.
patent: 2001/0042882 (2001-11-01), Chang et al.
patent: 2002/0099904 (2002-07-01), Conley
patent: 2002/0136054 (2002-09-01), Blodgett
patent: 2002/0199058 (2002-12-01), Ofek
patent: 2003/0053334 (2003-03-01), Chen
patent: 2003/0065899 (2003-04-01), Gorobets
patent: 2003/0076709 (2003-04-01), Huang et al.
patent: 2003/0109093 (2003-06-01), Harari et al.
patent: 2003/0110343 (2003-06-01), Hagiwara et al.
patent: 2003/0115433 (2003-06-01), Kodama
patent: 2003/0191916 (2003-10-01), McBrearty et al.
patent: 2004/0103241 (2004-05-01), Chang et al.
patent: 2005/0141312 (2005-06-01), Sinclair et al.
patent: 2005/0141313 (2005-06-01), Gorobets et al.
patent: 2005/0144357 (2005-06-01), Sinclair
patent: 2005/0144358 (2005-06-01), Conley et al.
patent: 2005/0144360 (2005-06-01), Bennett et al.
patent: 2005/0144363 (2005-06-01), Sinclair
patent: 2005/0144365 (2005-06-01), Gorobets et al.
patent: 2005/0144367 (2005-06-01), Sinclair
patent: 2005/0166087 (2005-07-01), Gorobets
patent: 2009/0019218 (2009-01-01), Sinclair et al.
patent: 2009/0037651 (2009-02-01), Gorobets
patent: 1243317 (2000-02-01), None
patent: 1922580 (2007-02-01), None
patent: 0 887 732 (1998-12-01), None
patent: 0 977 121 (2000-02-01), None
patent: 1 424 631 (2004-06-01), None
patent: 1 702 338 (2006-09-01), None
patent: 1 704 484 (2006-09-01), None
patent: 5314019 (1993-11-01), None
patent: 543200 (2003-07-01), None
patent: 559707 (2003-11-01), None
patent: 561340 (2003-11-01), None
patent: 561411 (2003-11-01), None
patent: WO 00/49488 (2000-08-01), None
patent: WO 02/058074 (2002-07-01), None
patent: WO 03/027828 (2003-04-01), None
patent: WO 03/029951 (2003-04-01), None
patent: WO 2004/040457 (2004-05-01), None
patent: WO 2004/040458 (2004-05-01), None
patent: WO 2004/040459 (2004-05-01), None
patent: WO 2004/040578 (2004-05-01), None
patent: WO 2005/066792 (2005-07-01), None
patent: WO 2005/066793 (2005-07-01), None
patent: WO 2005/066964 (2005-07-01), None
patent: WO 2005/066970 (2005-07-01), None
patent: WO 2005/066972 (2005-07-01), None
Korean Patent Office, “Preliminary Rejection,” corresponding Korean Patent Application No. 2006-7013310, mailed on Jan. 14, 2010, 4 pages (including translation.).
Chang, Li-Pin et al., “An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems”, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium, Sep. 24, 2002, pp. 187-196.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEE Electron Device Letters, vol. 21, No. 1, Nov. 2000, pp. 543-545.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in related PCT/US2004/043692 on May 4, 2005, 9 pages.
ISA/EPO, “Communication Relating to the Results of the Partial International Search,” mailed in related PCT/US2004/043680 on Jul. 5, 2005, 3 pages.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in related PCT/US2004/043597 on Aug. 8, 2005, 12 pages.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in related PCT/US2004/043680 on Sep. 23, 2005, 18 pages.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in related PCT/US2004/043377 on Dec. 2, 2005, 10 pages.
EPO/ISA, “Invitation to Pay Additional Fees and Communication Relating to the Results of the Partial International Search”, mailed in related PCT/US2004/043762 on Dec. 8, 2005, 5 pages.
Taiwanese Patent Office, “Preliminary Notice of Rejection of the IPO,” mailed in related Taiwanese patent application No. 093141438 on Mar. 17, 2006, 2 pages.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration” mailed in related PCT/US2004/043762 (published as WO 2005/066793 A2) on Apr. 4, 2006, 14 pages.
USPTO, “Office Action,” mailed in related U.S. Appl. No. 10/749,189 on Apr. 28, 2006, 13 pages.
USPTO, “Office Action,” mailed in related U.S. Appl. No. 10/841,118 on Jun. 16, 2006, 29 pages.
USPTO, “Notice of Allowance,” mailed in related U.S. Appl. No. 10/750,155 on Aug. 21, 200
Bennett Alan David
Gorobets Sergey Anatolievich
Smith Peter John
Davis , Wright, Tremaine, LLP
SanDisk Corporation
Thai Tuan V
Yu Jae U
LandOfFree
Non-volatile memory and method with memory planes alignment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and method with memory planes alignment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method with memory planes alignment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2760879