Non-volatile look-up table for an FPGA

Details Non-volatile look-up table for an FPGA Non-volatile look-up table for an FPGA

2007-10-30

2008-10-28

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S039000, C326S046000

Reexamination Certificate

active

07443198

ABSTRACT:
A non-volatile-memory-transistor based lookup table for an FPGA includes a n:1 multiplexer. A one input non-volatile-memory-transistor based lookup table is coupled to each of the n data inputs of the multiplexer. The multiplexer has X inputs wherein n=2Xas is known in the art. A sense amplifier is coupled to the output of the multiplexer.

REFERENCES:
patent: 5847577 (1998-12-01), Trimberger
patent: 6297665 (2001-10-01), Bauer et al.
patent: 6768338 (2004-07-01), Young et al.
patent: 7075333 (2006-07-01), Chaudhary et al.
patent: 7129748 (2006-10-01), McCollum et al.
patent: 7321237 (2008-01-01), McCollum et al.
patent: 2003/0122578 (2003-07-01), Masui et al.
patent: 2008/0007291 (2008-01-01), McCollum et al.
patent: 2008/0007292 (2008-01-01), McCollum et al.
patent: 2008/0007293 (2008-01-01), McCollum et al.
“Virtex-II Pro™ Platform FPGAs: Functional Description”, DS083-2 (v2.7) Advance Product Specification, Xilinx, Inc., pp. 25-26, Jun. 2, 2003.
“3.0 Look-Up Table—A Key Features Analysis (Configuration Logic Block—CLB) of the Xilinx Virtex II XC2V1000FG256AFT FPGA”, Report ID#: 1202-6218-PC51, TECHinsights, Semiconductor Insights, Inc., pp. 8-23, unknown date.
“Xilinx XCV300-4BG352CES”, Chipworks, pp. 1.0.0 CLB Block Diagram—2.2.3 LUT Data Input Selector, Revision: 1.0, Jul. 7, 1999.

Affiliated with

Also associated with

Rating

Non-volatile look-up table for an FPGA does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile look-up table for an FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile look-up table for an FPGA will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4003196