Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2011-01-18
2011-01-18
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C257SE21224, C257SE21575, C438S675000, C438S687000
Reexamination Certificate
active
07871935
ABSTRACT:
The present invention provides an interconnect structure which has a high leakage resistance and substantially no metallic residues and no physical damage present at an interface between the interconnect dielectric and an overlying dielectric capping layer. The interconnect structure of the invention also has an interface between each conductive feature and the overlying dielectric capping layer that is substantially defect-free. The interconnect structure of the invention includes a non-plasma deposited dielectric capping layer which is formed utilizing a process including a thermal and chemical-only pretreatment step that removes surface oxide from atop each of the conductive features as well as metallic residues from atop the interconnect dielectric material. Following this pretreatment step, the dielectric capping layer is deposited.
REFERENCES:
patent: 5009714 (1991-04-01), Arrington et al.
patent: 5098860 (1992-03-01), Chakravorty et al.
patent: 5930669 (1999-07-01), Uzoh
patent: 5933753 (1999-08-01), Simon et al.
patent: 6383920 (2002-05-01), Wang et al.
patent: 6429519 (2002-08-01), Uzoh
patent: 6555916 (2003-04-01), Nguyen et al.
patent: 7288205 (2007-10-01), Lakshmanan et al.
patent: 2007/0037388 (2007-02-01), Hohage et al.
patent: 1244328 (1988-11-01), None
patent: 2023943 (1999-05-01), None
Hymes, S. et al., “Surface cleaning of copper by thermal and plasma treatment in reducing and inert ambients,” J. Vac. Sci. Tech. B 16, 1107, 1998.
Raghavan, G. et al., “Diffusion of copper through dielectric films under bias temperature stress,” Thin Solid Films, 262, 1995.
Noguchi, J., et al., “Impact of Low-k Dielectrics and Barrier Metals on TDDB Lifetime of Cu Interconnects,” Proceedings of IRPS, 2003, 287.
Noguchi, J., et al., “Cu-Ion-Migration Phenomena and its Influence on TDDB Lifetime in Cu Metallization,” Proceedings of IRPS, 2003 287.
Murray Conal E.
Yang Chih-Chao
International Business Machines - Corporation
Percello, Esq. Louis J.
Sarkar Asok K
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Non-plasma capping layer for interconnect applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-plasma capping layer for interconnect applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-plasma capping layer for interconnect applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2700997