Non-fenced list DMA command mechanism

Details Non-fenced list DMA command mechanism Non-fenced list DMA command mechanism

2007-03-14

2008-10-28

Patel, Niketa I (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

C710S022000, C710S024000, C710S308000

Reexamination Certificate

active

07444435

ABSTRACT:
A DMA controller (DMAC) for handling a list DMA command in a computer system is provided. The computer system has at least one processor and a system memory, the list DMA command relates to an effective address (EA) of the system memory, and the at least one processor has a local storage. The DMAC includes a DMA command queue (DMAQ) coupled to the local storage and configured to receive the list DMA command from the local storage and to enqueue the list DMA command. An issue logic is coupled to the DMAQ and configured to issue an issue request to the DMAQ. A request interface logic (RIL) is coupled to the DMAQ and configured to read the list DMA command based on the issue request. The RIL is further coupled to the local storage and configured to send a fetch request to the local storage to initiate a fetch of a list element of the list DMA command from the local storage to the DMAQ. Each list element comprises a stall bit indicating whether the list element is fenced and a DMA completion logic (DCL) is coupled to the at least one processor, the issue logic, and the RIL, and configured to indicate completion of all outstanding bus requests relating to the list element.

REFERENCES:
patent: 5619723 (1997-04-01), Jones et al.
patent: 6076158 (2000-06-01), Sites et al.
patent: 6269458 (2001-07-01), Jeter et al.
patent: 6427201 (2002-07-01), Ohba
patent: 6691178 (2004-02-01), Kasper
patent: 2004/0073738 (2004-04-01), Kessler et al.
patent: 2004/0187122 (2004-09-01), Gosalia et al.
patent: 2004/0187135 (2004-09-01), Pronovost et al.
patent: 2004/0243739 (2004-12-01), Spencer
patent: 2005/0010743 (2005-01-01), Tremblay et al.

Affiliated with

Also associated with

Rating

Non-fenced list DMA command mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-fenced list DMA command mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-fenced list DMA command mechanism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4003731