Non-blocking multiple phase clocking scheme for dynamic logic

Details Non-blocking multiple phase clocking scheme for dynamic logic Non-blocking multiple phase clocking scheme for dynamic logic

1997-01-23

1999-03-09

Tokar, Michael J.

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

326 96, H03K 1900

Patent

active

058806091

ABSTRACT:
A non-blocking multiple-phase clocking system for use with dynamic logic provides clock phases with overlapping evaluation phases to a circuit including a several cascaded dynamic logic gates. The circuit also includes a first flip-flop that is coupled to provide input signal(s) to the first dynamic logic gate of the cascade and a second flip-flop that is coupled to receive output signal(s) from the last dynamic logic gate of the cascade. Through the use of the overlapping evaluation phases and proper assignment of the clock signals to the dynamic logic gates, the output signal(s) generated by the dynamic logic gates receiving a particular clock phase are used as input signals to the dynamic logic gates receiving the next clock phase. Because of the overlapping of the clock phases, no latch is used. The clock phases are assigned to a particular dynamic logic gate so that the this dynamic logic gate enters the evaluation phase before the input signal(s) to the particular dynamic logic gate arrives (i.e., a "non-blocking") manner so that delay through the dynamic logic circuit can be minimized. To ensure that valid output signals are received by the dynamic logic gates receiving the next clock phase, the clock phases are assigned so that this particular dynamic logic gate receives its input signal(s) before the start of the evaluation phase of any subsequent clock phase.

REFERENCES:
patent: 5434520 (1995-07-01), Yetter et al.
patent: 5504441 (1996-04-01), Sigal
patent: 5541536 (1996-07-01), Rajivan
Wang, J.S., et al., "Novel Dynamic CMOS Logic Free From Problems of Charge Sharing and Clock Skew," International Journal of Electronics, vol. 66, No. 5, pp. 679-695, May 1989.
Gaddis, N.B. et al., "A 56-Entry Instruction Reorder Buffer", 1996 IEEE International Solid-State Circuits Conference, pp. 212-213, (1996).
Partovi, H. et al., "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements", ISSCC Slide Supplement, p. 104, (1996).
Shoji, Masakazu, CMOS Digital Circuit Technology, Prentice Hall, NJ, pp. 216-217, (1988).
Yuan, Jiren et al., "A True Single-Phase-Clock Dynamic CMOS Circuit Technique", IEEE Journal Of Solid-State Circuits, vol. 22, Oct. 1987, pp. 899-901.
Yuan, Jiren et al., "High-Speed CMOS Circuit Technique", IEEE Journal Of Solid-State Circuits, vol. 24., Feb. 1989, pp. 62-70.

Affiliated with

Also associated with

Rating

Non-blocking multiple phase clocking scheme for dynamic logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-blocking multiple phase clocking scheme for dynamic logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-blocking multiple phase clocking scheme for dynamic logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1325045