Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2002-05-16
2004-11-30
Nelms, David (Department: 2818)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S189050, C365S189070, C365S189090, C365S205000, C365S209000, C365S210130, C365S225500, C365S233100
Reexamination Certificate
active
06826102
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to integrated circuit memory devices, and more specifically, to sensing circuitry for sensing small resistance differences in memory cells, such as in resistive memory cells.
BACKGROUND OF THE INVENTION
Computer systems, video games, electronic appliances, digital cameras, and myriad other electronic devices include memory for storing data related to the use and operation of the device. A variety of different memory types are utilized in these devices, such as read only memory (ROM), dynamic random access memory (DRAM), static random access memory (SRAM), flash memory (FLASH), and mass storage such as hard disks and CD-ROM or CD-RW drives. Each memory type has characteristics that better suit that type to particular applications. For example, DRAM is slower than SRAM but is nonetheless utilized as system memory in most computer systems because DRAM is inexpensive and provides high density storage, thus allowing large amounts of data to be stored relatively cheaply. A memory characteristic that often times determines whether a given type of memory is suitable for a given application is the volatile nature of the storage. Both DRAM and SRAM are volatile forms of data storage, which means the memories require power to retain the stored data. In contrast, mass storage devices such as hard disks and CD drives are nonvolatile storage devices, meaning the devices retain data even when power is removed.
Current mass storage devices are relatively inexpensive and high density, providing reliable long term data storage at relatively cheap. Such mass storage devices are, however, physically large and contain numerous moving parts, which reduces the reliability of the devices. Moreover, existing mass storage devices are relatively slow, which slows the operation of the computer system or other electronic device containing the mass storage device. As a result, other technologies are being developed to provide long term nonvolatile data storage, and, ideally, such technologies would also be fast and cheap enough for use in system memory as well. The use of FLASH, which provides nonvolatile storage, is increasing in popularity in many electronic devices such as digital cameras. While FLASH provides nonvolatile storage, FLASH is too slow for use as system memory and the use of FLASH for mass storage is impractical, due in part to the duration for which the FLASH can reliably store data as well as limits on the number of times data can be written to and read from FLASH.
Due to the nature of existing memory technologies, new technologies are being developed to provide high density, high speed, long term nonvolatile data storage. One such technology that offers promise for both long term mass storage and system memory applications is Magneto-Resistive or Magnetic Random Access Memory (MRAM).
FIG. 1
is a functional diagram showing a portion of a conventional MRAM array
100
including a plurality of memory cells
102
arranged in rows and columns. Each memory cell
102
is illustrated functionally as a resistor since the memory cell has either a first or a second resistance depending on a magnetic dipole orientation of the cell, as will be explained in more detail below. Each memory cell
102
in a respective row is coupled to a corresponding word line WL, and each memory cell in a respective column is coupled to a corresponding bit line BL. In
FIG. 1
, the word lines are designated WL
1
-
3
and the bit lines designated BL
1
-
4
, and may hereafter be referred to using either these specific designations or generally as word lines WL and bit lines BL. Each of the memory cells
102
stores information magnetically in the form of an orientation of a magnetic dipole of a material forming the memory cell, with a first orientation of the magnetic dipole corresponding to a logic “1” and a second orientation of the magnetic dipole corresponding to a logic “0.” The orientation of the magnetic dipole of each memory cell
102
, in turn, determines a resistance of the cell. Accordingly, each memory cell
102
has a first resistance when the magnetic dipole has the first orientation and a second resistance when the magnetic dipole has the second orientation. By sensing the resistance of each memory cell
102
, the orientation of the magnetic dipole and thereby the logic state of the data stored in the memory cell
102
can be determined.
The stored logic state can be detected by measuring the memory cell resistance using Ohm's law. For example, resistance is determined by holding voltage constant across a resistor and measuring, directly or indirectly, the current that flows through the resistor. Note that, for MRAM sensing purposes, the absolute magnitude of resistance need not be known, the inquiry is whether the resistance is greater or less than a value that is intermediate to the logic high and logic low states. Sensing the logic state of an MRAM memory element is difficult because the technology of the MRAM device imposes multiple constraints. In a typical MRAM device, an element in a high resistance state has a resistance of about 950 k&OHgr;. The differential resistance between a logic “1” and a logic “0” is thus about 50 k&OHgr;, or approximately 5% of scale.
Therefore, there is a need for a sensing circuit for a resistance measuring circuit to repeatably and rapidly distinguish resistance values for devices having small signal differentials.
SUMMARY OF THE INVENTION
The present invention is directed to an apparatus and method for data sensing that uses averaging to sense small differences in signal levels representing data states. The apparatus includes an integrator circuit having a first integrator input electrically coupled to a reference level, a second integrator input to which an input is applied, and first and second integrator outputs at which first and second output signals are provided, respectively. The integrator circuit further includes an amplifier circuit having pairs of differential input and output nodes. The integrator circuit periodically switches the electrical coupling of each of the differential input nodes to a respective integrator input and the electrical coupling of each of the differential output nodes to a respective integrator output. The apparatus further includes a comparator having first and second input nodes electrically coupled to a respective integrator output and further having an output node. The clocked comparator periodically compares voltage levels of the first and second input nodes and generating an output signal having a logic state based therefrom. A current source having first and second current output nodes coupled to a respective integrator output is also included in the apparatus. The current source switching the coupling of each current output node to a integrator output based on the logic state of the output signal of the comparator.
REFERENCES:
patent: 4197515 (1980-04-01), Hornfeldt et al.
patent: 4281291 (1981-07-01), Lamare et al.
patent: 4369501 (1983-01-01), Brown et al.
patent: 5329480 (1994-07-01), Wu et al.
patent: 5801652 (1998-09-01), Gong
patent: 5907299 (1999-05-01), Green et al.
patent: 6038166 (2000-03-01), Wong
patent: 6128239 (2000-10-01), Perner
patent: 6188615 (2001-02-01), Perner et al.
patent: 6317375 (2001-11-01), Perner
patent: 6317376 (2001-11-01), Tran et al.
patent: 6385111 (2002-05-01), Tran et al.
patent: 6396329 (2002-05-01), Zerbe
patent: 6414882 (2002-07-01), Butler
patent: 6504750 (2003-01-01), Baker
patent: 2003/0083584 (2003-05-01), Yonce
patent: 2004/0091035 (2004-05-01), Palaskas et al.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Nelms David
Pham Ly Duy
LandOfFree
Noise resistant small signal sensing circuit for a memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Noise resistant small signal sensing circuit for a memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise resistant small signal sensing circuit for a memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3363214