Noise reduction filter array

Details Noise reduction filter array Noise reduction filter array

2002-01-25

2004-03-30

Bost, Robert (Department: 2817)

Wave transmission lines and networks

Coupling networks

Frequency domain filters utilizing only lumped parameters

C333S185000

Reexamination Certificate

active

06714101

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to a noise reduction filter array, and more particularly to a noise reduction filter array, in which each inductance portions is formed of two coil portions, and winding directions of the coil portions are set to be different so as to offset mutual interference, thus minimizing the generation of electromagnetic interference.
2. Description of the Prior Art
Generally, when electronic devices are operated, electromagnetic wave noises such as various types of power noises or clock pulse source noises exist within the devices. Especially, in mobile communication terminals, as power frequency becomes higher, great electromagnetic wave noise is generated.
Such electromagnetic wave noises are mutually propagated between circuits along circuit power lines or signal lines within electronic devices, thus causing incorrect operation of each device. Further, power noise or clock pulse source noise generated within an electronic device set is propagated to another electronic device set along a power supply line of the device set, thus causing interference with a normal operation of another electronic device set. On the other hand, a corresponding electronic device set can interfere with its normal operation due to noise propagated from another device. The interference phenomenon due to such electromagnetic wave noises is so called Electro-Magnetic Interference (EMI).
Therefore, for the purpose of performing normal operation of electronic devices, methods for reducing the electromagnetic wave noises must be considered in order to prevent this EMI when the devices are designed. Generally, a method for inserting a noise reduction filter between each circuit and each circuit power source of the electronic devices, or between each circuit and each clock pulse source of the electronic devices is used as a method for reducing the electromagnetic wave noises.
Recently, a noise reduction filter array has been popularized as a commonly used noise reduction filter. The noise reduction filter array is constructed in an array type such that a single chip has a plurality of noise reduction filters within it.
FIG. 1
a
is a schematic sectional view showing a conventional A noise reduction filter array
10
. Referring to
FIG. 1
a
, the noise reduction filter array
10
comprises two noise reduction filters
10
a
and
10
b
. The noise reduction filters
10
a
and
10
b
each has first and second ground electrode layers
12
and
13
, capacitance portions
14
a
and
15
a
or
14
b
and
15
b
, and an inductance portion
17
a
or
17
b
. The first and second ground electrode layers
12
and
13
are respectively arranged at the upper and lower portions of a chip
11
. The capacitance portions
14
a
and
15
a
or
14
b
and
15
b
are formed inside each of the first and second ground electrode layers
12
and
13
. The inductance portion
17
a
or
17
b
is formed in a coil pattern. The first and second ground electrode layers
12
and
13
function as common electrodes shared between the noise reduction filters
10
a
and
10
b
. Further, input and output ports (not shown) of each noise reduction filter are formed on the front and back surfaces of the chip
11
. The input ports formed on the front surface of the chip
11
are each connected to one end of each of the inductance portions
17
a
and
17
b
, and the capacitance portions
14
a
and
15
a
, while the output ports formed on the back surface of the chip
11
are each connected to the other end of each of the inductance portions
17
a
and
17
b
, and the capacitance portions
14
b
and
15
b.
In the noise reduction filter array
10
, the first and second inductance portions
17
a
and
17
b
are symmetrically arranged adjacently to each other at the center portion of the chip
11
, thus causing inductance coupling due to mutual inductance. In other words, crosstalk which is mutual electromagnetic interference can occur between the noise reduction filters
10
a
and
10
b
. Consequently, the noise reduction filter array is problematic in that undesirable influence is generated between the filters
10
a
and
10
b
due to the mutual interference, thus causing the incorrect operation of each noise reduction filter.
FIG. 1
b
is a graphic view showing the electromagnetic interference characteristics of a conventional noise reduction filter array. Referring to
FIG. 1
b
, a full line represents characteristics of each noise reduction filter in the noise reduction filter array, and a dotted line represents the electromagnetic interference characteristics generated between the noise reduction filters. As shown with the dotted line, in the conventional noise reduction filter array, crosstalk occurs largely between the noise reduction filters. This is due to the mutual inductance generated between the filters arranged within a single chip, as described above. Therefore, such mutual inductance causes electromagnetic interference between the filters, thus deteriorating the filter characteristics of the array type noise reduction filter.
As described above, in this noise reduction filter technical field, a new noise reduction filter array has been required for effectively preventing crosstalk from occurring due to the mutual inductance between the inductance portions of respective noise reduction filters.
SUMMARY OF THE INVENTION
Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an, object of the present invention is to provide an noise reduction filter array, in which each inductance portions is formed of a plurality of coils, and winding directions of some of the coils are set opposite each other, so as to offset mutual interference generated between the coils of the noise reduction filters due to mutual inductance, thus minimizing electromagnetic interference.
In accordance with one aspect of the present invention, the above and other objects can be accomplished by the provision of noise reduction filter array having a plurality of filters horizontally arranged within a single chip, each filter comprising, two inductance portions comprised of first and second coils connected vertically in the chip, a ground portion arranged over or under the inductance portion, and a capacitance portion arranged over or under the ground portion, wherein the first coil of one inductance portion is constructed to be wound in the same direction as that of the first coil of the other adjacent inductance portion, and the second coil of the one inductance portion is constructed to be wound in a direction opposite to the second coil of the other adjacent inductance portion
According to a preferred embodiment of this invention, inductance values of the first and second coils are set to be approximately the same value, such that mutual inductance generated by adjacent coils wound in opposite directions can be effectively offset.
According to another embodiment of this invention, the ground portion can be comprised of a first ground portion arranged over the inductance portion and a second ground portion under the inductance portion. In this case, preferably the capacitance portion is comprised of a first capacitance portion arranged under the first ground portion and a second capacitance portion arranged over the second ground portion.
According to still another preferred embodiment of this invention, the ground portion is arranged at one position of upper and lower portions of the chip, and the capacitance portion is comprised of a first capacitance portion arranged over the ground portion and a second capacitance portion arranged under the ground portion to be opposite the first capacitance portion, such that each noise reduction filter is formed in the shape of pi (&pgr;).
On the other hand, the ground portion is formed of a single layer shared between a plurality of noise reduction filters, such that it is provided as a c on ground electrode for a plurality of noise reduction filters.
According to the most preferred

Affiliated with

Also associated with

Rating

Noise reduction filter array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Noise reduction filter array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise reduction filter array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3287022