Noise isolated I/O buffer that uses two separate power supplies

Details Noise isolated I/O buffer that uses two separate power supplies Noise isolated I/O buffer that uses two separate power supplies

1993-04-23

1995-06-20

Westin, Edward P.

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

326 83, H03K 1716

Patent

active

054263760

ABSTRACT:
An I/O buffer is provided that is noise-isolated, i.e., less susceptible to the effect of switching noise. In particular, a noise isolated I/O buffer includes an output terminal, a transient switching circuit connected to first power and ground voltage sources, to a logic input signal and to the output terminal, and a logic holding circuit connected to second power and ground voltage sources separate from the first power ground voltage sources, to the logic input signal and to the output terminal. The transient switching circuit causes a logic level of the output terminal to be switched responsive to a change in the input signal. The logic holding circuit causes the logic level of the output terminal to be maintained in the absence of a change in the input signal. In the absence of a change in the input signal, the transient switching circuit may be turned off, therefore presenting a high impedance to the first power and ground voltage sources. Switching noise in the first power supply network therefore is not transmitted through to the outputs of unswitched I/O buffers. The transient switching circuit and the logic holding circuit may be connected to the same power and ground voltage sources. The transient switching circuit, however, is turned off in the absence of a change in the input signal, and the logic holding circuit is turned off responsive to a change in the input signal. Smaller current surges are therefore provided at different times rather than a single large current surge, thereby reducing dI/dt.

REFERENCES:
patent: 4504747 (1985-03-01), Smith et al.
patent: 4731553 (1988-03-01), Van Lehn et al.
patent: 4749882 (1988-06-01), Morgan
patent: 4758743 (1988-07-01), Dehganpour et al.
patent: 4779013 (1988-10-01), Tanaka
patent: 4785201 (1988-11-01), Martinez
patent: 4789796 (1988-12-01), Foss
patent: 4797579 (1989-01-01), Lewis
patent: 4800298 (1989-01-01), Yu et al.
patent: 4806794 (1989-02-01), Walters, Jr.
patent: 4818901 (1989-04-01), Young et al.
patent: 4820942 (1989-04-01), Chan
patent: 4823029 (1989-04-01), Gabara et al.
patent: 4825099 (1989-04-01), Barton
patent: 4825101 (1989-04-01), Walters, Jr.
patent: 4825102 (1989-04-01), Iwasawa et al.
patent: 4827159 (1989-05-01), Naganuma
patent: 4829199 (1989-05-01), Prater
patent: 4855623 (1989-08-01), Flaherty
patent: 4857770 (1989-08-01), Partovi et al.
patent: 4877980 (1989-10-01), Kubinec
patent: 4928023 (1990-05-01), Marshall
patent: 5057711 (1991-10-01), Lee et al.
patent: 5063308 (1991-11-01), Borkar
patent: 5296757 (1994-03-01), Koizumi
patent: 5319260 (1994-06-01), Wanlass
patent: 5332932 (1994-07-01), Runaldue

Affiliated with

Also associated with

Rating

Noise isolated I/O buffer that uses two separate power supplies does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Noise isolated I/O buffer that uses two separate power supplies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise isolated I/O buffer that uses two separate power supplies will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1846541