Noise analysis for an integrated circuit model

Details Noise analysis for an integrated circuit model Noise analysis for an integrated circuit model

2006-08-15

2006-08-15

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07093223

ABSTRACT:
A method for designing and routing circuitry having reduced cross talk. Early noise analysis (22) is performed after global routing (12) but before detailed routing (28) in order to repair problems (24) before detailed routing (28) is performed. In one embodiment, the early noise analysis (22) is preceded by probabilistic extraction (16). In one embodiment, probabilistic extraction (16) includes determining a probability of occurrence for each configuration in a predetermined set of configurations (54). Probabilistic capacitance extraction is then performed (56). A probabilistic distributed coupled RC network is constructed using the extracted capacitances (60). In one embodiment, probabilistic extraction (16) includes estimating aggressor strength (20) using the probabilistic distributed coupled RC network.

REFERENCES:
patent: 5243546 (1993-09-01), Maggard
patent: 5471397 (1995-11-01), Hsieh
patent: 5477460 (1995-12-01), Vakirtzis
patent: 5481695 (1996-01-01), Purks
patent: 5535133 (1996-07-01), Petschauer
patent: 5555506 (1996-09-01), Petschauer
patent: 5568395 (1996-10-01), Huang
patent: 5983006 (1999-11-01), Carlson
patent: 5987241 (1999-11-01), Goldberg
patent: 6128769 (2000-10-01), Carlson
patent: 6253359 (2001-06-01), Cano et al.
patent: 6353917 (2002-03-01), Muddu et al.
patent: 6601222 (2003-07-01), Mehrotra et al.
patent: 6622291 (2003-09-01), Ginetti
patent: 2002/0078425 (2002-06-01), Mehrotra et al.
patent: 2003/0126575 (2003-07-01), Yang
Devgan et al., “Efficient coupled noise estimation for on-chip interconnects”, Nov. 9-13, 1997, Computer-Aided Design, 1997. Digest of Technical Press Papers., 1997 IEEE/ACM International Conference on , pp. 147-153.
Sato et al., “Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-chang curves”, May 2003 Computer-Aided Design of Integrated Circuits and Systems, IEEE, vol. 22 , Issue: 5 , pp. 560-572.
Becer et al., “Early Probabilistic Noise Estimation for Capacitively Coupled Interconnects,” Advanced Tools Group, Motorola, Inc., Austin, TX & EECs Dept. University of Michigan, Ann Arbor, & CSL, University of Illinois at Urbana-Champaign, pp. 1-16.
Becer et al., “Pre-Route Noise Estimation on Interconnects of Deep Submicron Integrated Circuits,” Advanced Tools Group, Motorola, Inc., Austin, TX & EECS Dept. University of Michigan, Ann Arbor, & CSL, University of Illinois at Urbana-Champaign, 6 pages.
Shepard, “Design Methodologies for Noise in Digital Integrated Circuits,” DAC 98, Jun. 15-19, 1998, San Francisco, CA, pp. 94-99.
Yim et al., “Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design,” DAC 99, New Orleans, LA, 1999, pp. 485-490.
Alpert et al., “Buffer Insertion for Noise and Delay Optimization,” DAC 98, Jun. 15-19, 1998, San Francisco, CA, pp. 362-367.
Shepard et al., “Global Harmony: Coupled Noise Analysis for Full-Chip RC Interconnect Networks,” IEEE 1997, pp. 139-146.
Vittal et al., “Crosstalk Reduction for VLSI,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 3, Mar. 1997, pp. 290-298.

Affiliated with

Also associated with

Rating

Noise analysis for an integrated circuit model does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Noise analysis for an integrated circuit model, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise analysis for an integrated circuit model will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3627507