Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1985-05-13
1989-04-25
Hecker, Stuart N.
Static information storage and retrieval
Systems using particular element
Flip-flop
365189, 365203, 365233, 365 73, 3072721, G11C 700, G11C 1134, G11C 1140
Patent
active
048254096
ABSTRACT:
An improved NMOS storage cell for use in shift registers is disclosed. Among other components, it contains a pair of inverters--one them an enabling inverter. A pre-charge transistor is placed in parallel with the first inverter to decrease the rise time associated with the transition from a logic low level output to a logic high level output. The result of adding the pre-charge transistor to the circuit is to increase the speed of operation of the storage cell, without the accompanying decrease in density with prior art methods, where the components must be enlarged. Another aspect of the present invention which further increases the density of the cell is the elimination of the complement clock line found in many prior art storage cells. The previous combination of a second inverter and a pass transistor connected to a complement clock line, is replaced by an enabling inverter connected to the clock line.
REFERENCES:
patent: 3389383 (1968-06-01), Burke et al.
patent: 3662356 (1972-05-01), Michon et al.
patent: 3831155 (1974-08-01), Tamaru et al.
patent: 4062000 (1977-12-01), Donnelly
patent: 4112296 (1978-09-01), Heimbigner et al.
patent: 4380055 (1983-04-01), Larson
patent: 4409680 (1983-10-01), Schnathorst et al.
patent: 4458337 (1984-07-01), Takemae et al.
patent: 4499559 (1985-02-01), Kurafuji
patent: 4542484 (1985-09-01), Ikeda
patent: 4558434 (1985-12-01), Baba et al.
patent: 4559619 (1985-12-01), Ikeda
patent: 4598214 (1986-07-01), Sexton
patent: 4607350 (1986-08-01), Scianna
patent: 4651333 (1987-03-01), Cappon
patent: 4654826 (1987-03-01), Yamanouchi et al.
Bessolo Jeffrey M.
Wolf Michael A.
Bowler Alyssa H.
Hecker Stuart N.
Peterson Scott K.
Shanahan Michael H.
Wang Laboratories, Inc.
LandOfFree
NMOS data storage cell for clocked shift register applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NMOS data storage cell for clocked shift register applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NMOS data storage cell for clocked shift register applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1200981