Next generation 8B10B architecture

Details Next generation 8B10B architecture Next generation 8B10B architecture

2007-01-18

2008-10-14

Le, Don P (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

07436210

ABSTRACT:
Eight-bit ten-bit (8B10B) coding is provided in a hard intellectual property (IP) block with the capability of supporting a greater range of data rates (e.g., data rates less than, equal to, and greater than 3.125 Gbps). Each channel of high speed serial interface circuitry includes receiver circuitry having two 8B10B decoders and transmitter circuitry having two 8B10B encoders. The receiver and transmitter circuitry can be configured to operate in one of three modes of operation: cascade mode, dual channel mode, and single channel mode.

REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 6606328 (2003-08-01), Susnow
patent: 6628140 (2003-09-01), Langhammer et al.
patent: 6650140 (2003-11-01), Lee et al.
patent: 6653957 (2003-11-01), Patterson et al.
patent: 6700510 (2004-03-01), Kryzak et al.
patent: 6812870 (2004-11-01), Kryzak et al.
patent: 7183797 (2007-02-01), Venkata et al.
Altera Corporation, “8B10B Encoder/Decoder: MegaCore Function User Guide,” MegaCore Version 1.4.0, Document Version 1.4.0 Rev. 1, Feb. 2004.

Affiliated with

Also associated with

Rating

Next generation 8B10B architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Next generation 8B10B architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Next generation 8B10B architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3995043