Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2011-01-25
2011-01-25
Lee, Chun-Kuan (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C712S225000, C708S209000
Reexamination Certificate
active
07877581
ABSTRACT:
A networking application processor is provided. The processor includes an input socket configured to receive data packets. The processor includes a memory for holding instructions and circuitry configured to access data structures associated with the processing stages. The circuitry configured to access data structures enables a single cycle access to an operand from a memory location. An arithmetic logic unit (ALU) is provided. Circuitry for aligning operands to be processed by the ALU is included. The circuitry for aligning the operands causes the operand to be aligned by a lowest significant bit, wherein the circuitry for aligning the operand supplies an extension to the operand to allow the ALU to process different size operands.
REFERENCES:
patent: 4595911 (1986-06-01), Kregness et al.
patent: 5053953 (1991-10-01), Patel
patent: 5179671 (1993-01-01), Kelly et al.
patent: 5367636 (1994-11-01), Colley et al.
patent: 5559975 (1996-09-01), Christie et al.
patent: 5822559 (1998-10-01), Narayan et al.
patent: 5926475 (1999-07-01), Saldinger et al.
patent: 6044061 (2000-03-01), Aybay et al.
patent: 6072772 (2000-06-01), Charny et al.
patent: 6195739 (2001-02-01), Wright et al.
patent: 6243291 (2001-06-01), Cheah
patent: 6330236 (2001-12-01), Ofek et al.
patent: 7130312 (2006-10-01), Amagai et al.
patent: 2002/0064170 (2002-05-01), Siu et al.
Hannibal, The Future of x86 and the Concept of the Instruction Set Architecture, Ars Technica, Aug. 2001.
Gopalan Mahesh
Kashalkar Neeraj
Mukund Shridhar
Lee Chun-Kuan
Martine & Penilla & Gencarella LLP
Moll Jesse R
PMC-Sierra US, Inc.
LandOfFree
Networked processor for a pipeline architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Networked processor for a pipeline architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Networked processor for a pipeline architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2684148