Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2004-01-30
2008-08-12
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C710S306000, C712S032000
Reexamination Certificate
active
07412588
ABSTRACT:
A network processor includes a system-onchip (SoC) macro core and functions as a single chip protocol converter that receives packets generating according to a first protocol type and processes the packets to implement protocol conversion and generates converted packets of a second protocol type for output thereof, the process of protocol conversion being performed entirely within the SoC macro core. The process of protocol conversion contained within the SoC macro core does not require the processing resources of a host system. The system-on chip macro core includes a bridge device for coupling a local bus in the protocol converting multiprocessor SoC macro core local bus to peripheral interfaces coupled to a system bus.
REFERENCES:
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4751634 (1988-06-01), Burrus, Jr. et al.
patent: 4829511 (1989-05-01), Georgiou
patent: 4929939 (1990-05-01), Varma et al.
patent: 4952930 (1990-08-01), Franaszek et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5189314 (1993-02-01), Georgiou et al.
patent: 5229994 (1993-07-01), Baizano et al.
patent: 5535373 (1996-07-01), Olnowich
patent: 5586273 (1996-12-01), Blair et al.
patent: 5640399 (1997-06-01), Rostoker et al.
patent: 5798918 (1998-08-01), Georgiou et al.
patent: 5838935 (1998-11-01), Davis et al.
patent: 5905873 (1999-05-01), Hartmann et al.
patent: 5931933 (1999-08-01), Billheimer et al.
patent: 6032245 (2000-02-01), Georgiou et al.
patent: 6038630 (2000-03-01), Foster et al.
patent: 6055581 (2000-04-01), Berglund et al.
patent: 6215412 (2001-04-01), Franaszek et al.
patent: 6262594 (2001-07-01), Cheung et al.
patent: 6331977 (2001-12-01), Spaderna et al.
patent: 6385748 (2002-05-01), Chen et al.
patent: 6522664 (2003-02-01), Kawahara
patent: 6662253 (2003-12-01), Gary et al.
patent: 6678535 (2004-01-01), Narayanaswami
patent: 6721313 (2004-04-01), Van Duyne
patent: 2001/0042147 (2001-11-01), Adams et al.
patent: 2001/0047465 (2001-11-01), Liu
patent: 2002/0172197 (2002-11-01), Dale et al.
patent: 2002/0174244 (2002-11-01), Beckwith et al.
patent: 2002/0176402 (2002-11-01), Karim
patent: 2002/0184419 (2002-12-01), Creedon et al.
patent: 2003/0046492 (2003-03-01), Gschwind et al.
patent: 2003/0067913 (2003-04-01), Georgiou et al.
patent: 2003/0067930 (2003-04-01), Salapura et al.
patent: 2003/0105906 (2003-06-01), Zhao
patent: 2005/0271059 (2005-12-01), Young et al.
patent: 8-292932 (1996-11-01), None
patent: 10-161973 (1998-06-01), None
patent: 10-506492 (1998-06-01), None
patent: 2000-004273 (2000-01-01), None
patent: 2001-506781 (2001-05-01), None
patent: 2001-325207 (2001-11-01), None
patent: 2005-505037 (2007-06-01), None
patent: WO 97/04401 (1997-02-01), None
patent: WO 98/28695 (1998-07-01), None
patent: WO 03/027877 (2003-04-01), None
Heddes, “IBM Power Network processor architecture” Proceedings of Hot Chips, Aug. 2000, XPOO2315023.
Nayfeh, et al., “Exploring The Design Space For a Shared-Cache Multiprocessor”, Computer Architecture News, Association For Computing Machinery, New York, US, vol. 22, No. 2, Apr. 1, 1994, pp. 166-175, XP000450348.
Georgiou, “The Blue GeneCyclops Project: from Supercomputers to Network Processors”, INET, ′Online!, Apr. 4, 2003, XP002315236.
Heddes, “IBM PowerNP network processor: Hardware, software, and applications”, IBM Journal of Research and Development, vol. 47, No. 2-3, May 2003, XP002315024, pp. 177-193.
Youngsuk, “Network processors”, INET, ′Online!, 2002, XP002315026, enc.umass.edu/ece/wolf/courses/ECE697J/Fall2002/presentations/ECE697J-02-11-12.pdf web site.
Almasi, et al., “Dissecting Cyclops: a detailed analysis of a multithreaded architecture”, ACM Sigarch Computer Architecture News, vol. 31, No. 1, Mar. 2003, XP002315027, pp. 27-28.
Shah, et al., “Network Processors: Origin of Species”, Proceedings of the 17th International Symposium on Computer and Information Sciences, ′Online!, 2002, XP002315025.
IBM Corporation: “CoreConnect bus architecture”, website3.ibm.com/chips/products/coreconnect/; last printed Sep. 20, 2006; pp. 1-2.
ARM: “Processor Cores Overview”, website.arm.com/armtech/opus?OpenDocument; last printed Sep. 20, 2006; pp. 1-2.
Brocade Communications Systems for multiprotocol fabric routing services; web site.yahoo.com/prnews/0321028/sftu100—1.html; date unknown.
Ryu et al., “A Comparison of Five Different Multi processor SoC Bus Architectures”, Georgia Institute of Technology Electrical and Computer Engineering, Atlanta, GA, date unknown.
Brinkman et al., “On-chip Interconnects for Next Generation System-on-Chips”, Heinz Nixdorf Institute and Department of Electrical Engineering, University of Paderborn, Germany, Fraunhofer Institute of Microelectronic Circuits and Systems, Dulsburg, Germany, date unknown.
Berry “System-On-Chip Markets and Trends”, Electronic Trend Publications, Inc., San Jose, CA Second Edition, 2003, pp. 1-1 - 5-2.
Georgiou et al., “A Programmable Scalable Platform for Next Generation Networking”, Proceedings of 2nd Network Processor Workshop, NP2, in conjunction with HPCA-9, Feb. 2003, Anaheim, CA, pp. 1-9.
IBM Corporation: “IBM introduces PowerPC 440 embedded processor”, web site 3. ibm.com/chips
ews/2003/0922—440ep.html; last printed Sep. 20, 2006, pp. 1-2.
Motorola intelligence everywhere TM* digital dna TM, Fact Sheet MPC8560 Powerquicctm Integrated Communications Processor, Motorola, Inc., 2002.
Nair, R., “Effect of increasing chip density on the evolution of computer architectures”, IBM J. RES. & DEV., vol. 46, No. 2/3, Mar./May 2002, pp. 223-234.
Georgiou Christos J.
Gregurick Victor L.
Nair Indira
Salapura Valentina
Abate Esq. Joseph P.
International Business Machines - Corporation
Kim Kenneth S
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Network processor system on chip with bridge coupling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network processor system on chip with bridge coupling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network processor system on chip with bridge coupling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014156