Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-04-11
2006-04-11
Chung, Phung My (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S776000
Reexamination Certificate
active
07028244
ABSTRACT:
A network processor [200] performs Cyclic Redundancy Check (CRC) operations using specialized hardware circuits [308-308]. The network processor [200] includes a plurality of hardwired CRC polynomials that are used to implement the CRC operations. A CRC instruction selects which polynomial to use when performing the CRC operation.
REFERENCES:
patent: 4712215 (1987-12-01), Joshi et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 6192491 (2001-02-01), Cashman et al.
patent: 6192498 (2001-02-01), Arato
patent: 6456875 (2002-09-01), Wilkinson et al.
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6836869 (2004-12-01), Wyland
patent: 6848072 (2005-01-01), Milliken
BBNT Solutions LLC
Chung Phung My
Fish & Neave IP Group Ropes & Gray LLP
LandOfFree
Network processor having cyclic redundancy check implemented... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network processor having cyclic redundancy check implemented..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network processor having cyclic redundancy check implemented... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3548009