Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
2005-01-21
2009-02-17
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
C370S463000, C326S038000
Reexamination Certificate
active
07493511
ABSTRACT:
A transmit-side client interface for a media access controller embedded in an integrated circuit having programmable logic is described. A media access controller core includes a transmit engine. A transmit-side datapath is coupled to the media access controller core. The transmit-side datapath is configured to operate at two frequencies to accommodate the programmable logic in the integrated circuit.
REFERENCES:
patent: 5414704 (1995-05-01), Spinney
patent: 5530703 (1996-06-01), Liu et al.
patent: 5651002 (1997-07-01), Van Seters et al.
patent: 5754540 (1998-05-01), Liu et al.
patent: 5784573 (1998-07-01), Szczepanek et al.
patent: 5835746 (1998-11-01), Girardeau et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5920698 (1999-07-01), Ben-Michael et al.
patent: 5983275 (1999-11-01), Ecclesine
patent: 5991303 (1999-11-01), Mills
patent: 6108726 (2000-08-01), Runaldue et al.
patent: 6373841 (2002-04-01), Goh et al.
patent: 6411616 (2002-06-01), Donahue et al.
patent: 6442170 (2002-08-01), Perlman et al.
patent: 6504842 (2003-01-01), Bergenfeld
patent: 6604206 (2003-08-01), Chadha et al.
patent: 6606317 (2003-08-01), Beadle et al.
patent: 6617877 (2003-09-01), Cory et al.
patent: 6704296 (2004-03-01), Crayford et al.
patent: 6707814 (2004-03-01), Ohgane
patent: 6718491 (2004-04-01), Walker et al.
patent: 6754211 (2004-06-01), Brown
patent: 6775287 (2004-08-01), Fukano et al.
patent: 6778532 (2004-08-01), Akahane et al.
patent: 6779069 (2004-08-01), Treichler et al.
patent: 6879272 (2005-04-01), Stenfort
patent: 6879598 (2005-04-01), Zancan et al.
patent: 6891397 (2005-05-01), Brebner
patent: 6909713 (2005-06-01), Magnussen et al.
patent: 6911840 (2005-06-01), Milne et al.
patent: 6937608 (2005-08-01), Deng
patent: 6957283 (2005-10-01), Dhir et al.
patent: 6959007 (2005-10-01), Vogel et al.
patent: 6976160 (2005-12-01), Yin et al.
patent: 7020729 (2006-03-01), Taborek et al.
patent: 7024489 (2006-04-01), Aviles
patent: 7042893 (2006-05-01), Lo et al.
patent: 7042899 (2006-05-01), Vaida et al.
patent: 7065095 (2006-06-01), Coden
patent: 7091890 (2006-08-01), Sasaki et al.
patent: 7143218 (2006-11-01), Yin et al.
patent: 7146451 (2006-12-01), Boily
patent: 7302505 (2007-11-01), Ingino, Jr. et al.
patent: 2002/0188875 (2002-12-01), Hwang et al.
patent: 2003/0023762 (2003-01-01), Dhir et al.
patent: 2003/0055900 (2003-03-01), Glas et al.
patent: 2003/0061341 (2003-03-01), Loh et al.
patent: 2003/0081606 (2003-05-01), Tamura et al.
patent: 2003/0084195 (2003-05-01), Dove
patent: 2003/0110306 (2003-06-01), Bailis et al.
patent: 2003/0179711 (2003-09-01), Huff
patent: 2003/0198224 (2003-10-01), Lee et al.
patent: 2003/0226050 (2003-12-01), Yik et al.
patent: 2003/0227928 (2003-12-01), Hsu et al.
patent: 2004/0001435 (2004-01-01), Wong
patent: 2004/0004974 (2004-01-01), Gaspar
patent: 2004/0062136 (2004-04-01), Partsch et al.
patent: 2004/0062267 (2004-04-01), Minami et al.
patent: 2004/0100962 (2004-05-01), Kim et al.
patent: 2004/0123173 (2004-06-01), Emberling et al.
patent: 2004/0183564 (2004-09-01), Schadt et al.
patent: 2004/0193852 (2004-09-01), Johnson
patent: 2005/0025080 (2005-02-01), Liu
patent: 2005/0216726 (2005-09-01), Dellmo et al.
patent: 2005/0256969 (2005-11-01), Yancey et al.
patent: 2006/0146914 (2006-07-01), Horvath et al.
U.S. Appl. No. 10/919,901, filed Aug. 17, 2004, Sasaki et al.
Xilinx, Inc.; “1-Gigabit Ethernet MAC Core with PCS/PMA Sublayers (1000BASE-X) or GMII v4.0”; available from Xilinx, Inc. [online] (Aug. 25, 2004) <URL:http://www.xilinx.com/ipcenter/catalog/logicore/docs/gig—eth—mac.pdf>.
Xilinx, Inc.; “Programmable Logic Data Book 2000”; Apr. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 3-75 through 3-96.
Xilinx, Inc.; “Virtex II Pro Platform FPGA Handbook”; Oct. 14, 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 19-71.
Xilinx, Inc.; “Virtex II Pro Platform FPGA Handbook”; Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
U.S. Appl. No. 10/985,493, filed Nov. 10, 2004, Kao, Ting Yun et al., “An Embedded Network Media Access Controller”, 188 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc.; “1-Gigabit Ethernet MAC Core with PCS/PMA Sublayers (1000BASE-X) or GMII v4.0”; DS200 Product Specification; Dec. 11, 2003; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-54.
Xilinx, Inc.; U.S. Appl. No. 11/041,125 by Kao et al. filed on Jan. 21, 2005.
Xilinx, Inc.; U.S. Appl. No. 11/040,973 by Yin et al. filed on Jan. 21, 2005.
Xilinx, Inc.; U.S. Appl. No. 11/040,135 by Yin et al. filed on Jan. 21, 2005.
Xilinx, Inc.; U.S. Appl. No. 11/041,126 by Yin et al. filed on Jan. 21, 2005.
Xilinx, Inc.; U.S. Appl. No. 11/040,568 by Kao et al. filed on Jan. 21, 2005.
Xilinx, Inc.; U.S. Appl. No. 11/040,136 by Yin et al. filed on Jan. 21, 2005.
U.S. Appl. No. 11/040,567, filed Jan. 21, 2005, Yin et al.
U.S. Appl. No. 11/590,579, filed Oct. 31, 2006, Yin et al.
U.S. Appl. No. 12/180,326, filed Jul. 25, 2008, Kao et al.
Burnley Richard P.
Edwards Gareth D.
Fallside Hamish T.
Grant Douglas M.
McKay Nicholas
Lee Thomas
Tran Vincent T
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Network media access controller embedded in a programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network media access controller embedded in a programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network media access controller embedded in a programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4055480