Network interface device architecture for storing transmit and r

Details Network interface device architecture for storing transmit and r Network interface device architecture for storing transmit and r

1998-09-03

2000-12-12

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710 52, 710 56, 710 57, 710 58, 710 60, 710130, 709213, 709234, 709236, 714805, 714811, G06F 1336, G06F 1312, G06F 1576, H04L 1254, H04L 12413

Patent

active

061611603

ABSTRACT:
A network interface device includes a random access transmit buffer and a random access receive buffer for transmission and reception of transmission and receive data frames between a host computer bus and a packet switched network. The network interface device includes a memory management unit having read and write controllers for each of the transmit and receive buffers, where each write controller operates in a clock domain separate from the corresponding read controller. The memory management unit also includes a synchronization circuit that controls arbitration for accessing the random access memories between the read and write controllers. The synchronization circuit asynchronously monitors the amount of data stored in the random access transmit and receive buffer by asynchronously comparing write pointer and read pointer values stored in gray code counters, where each counter is configured for changing a single bit of a counter value in response to an increment signal. A descriptor management unit is used to control DMA reading and writing of transmit data and receive data from and to system memory, respectively, based on descriptor lists, respectively. A pipelining architecture also optimizes transfer of data between the buffers, the PCI bus, and the media access controller.

REFERENCES:
patent: 3665416 (1972-05-01), Hikosaka
patent: 3729717 (1973-04-01), Koe et al.
patent: 4076964 (1978-02-01), Henrion et al.
patent: 4604658 (1986-08-01), Hibino et al.
patent: 4907225 (1990-03-01), Gulick et al.
patent: 5274768 (1993-12-01), Traw et al.
patent: 5276896 (1994-01-01), Rimmer et al.
patent: 5299313 (1994-03-01), Petersen et al.
patent: 5315706 (1994-05-01), Thomson et al.
patent: 5406554 (1995-04-01), Parry
patent: 5434872 (1995-07-01), Petersen et al.
patent: 5524218 (1996-06-01), Byers et al.
patent: 5537556 (1996-07-01), Mundkur
patent: 5592630 (1997-01-01), Yamagami et al.
patent: 5659799 (1997-08-01), Wu et al.
patent: 5732094 (1998-03-01), Petersen et al.
patent: 5860021 (1999-01-01), Klingman

Affiliated with

Also associated with

Rating

Network interface device architecture for storing transmit and r does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Network interface device architecture for storing transmit and r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network interface device architecture for storing transmit and r will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-226583