Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-11-21
1999-01-05
Rinehart, Mark H.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39580024, 395876, 711104, G06F 1338, G06F 1517
Patent
active
058570780
ABSTRACT:
For making in a parallel computer system an interconnection network transfer data sequences, each composed of consecutive packets, from input ports (17) to a destination port indicated among output ports (19) by a routing address specified by a leading packet of each data sequence, control registers (31) hold the routing address of a privileged sequence determined by arbiters (39) in response to such addresses held in the control registers and stored in control buffers (33). Data of the consecutive packets of the privileged sequence are simultaneously stored in and produced from data buffers (37). Controlled by the arbiters, input selectors (41, 43) select the data for delivery to the destination port through output buffers (55) and output selectors (57) controlled by a selector operating arrangement (59-63). When the data of the consecutive packets are not yet wholly stored in the data buffers, the input selectors select only those already stored in the data suffers and then select the data of remaining ones of the consecutive packets as soon as they reach the data buffers.
REFERENCES:
patent: 4320502 (1982-03-01), DeVeer
patent: 4480307 (1984-10-01), Budde et al.
patent: 4560985 (1985-12-01), Strecker et al.
patent: 4724520 (1988-02-01), Athanas et al.
patent: 4862454 (1989-08-01), Dias et al.
patent: 4942569 (1990-07-01), Maeno
patent: 5053942 (1991-10-01), Srini
patent: 5251209 (1993-10-01), Jurkevich et al.
patent: 5313458 (1994-05-01), Suzuki
patent: 5339313 (1994-08-01), Ben-Michael et al.
patent: 5392436 (1995-02-01), Jansen et al.
patent: 5418912 (1995-05-01), Christenson
patent: 5467295 (1995-11-01), Young et al.
patent: 5467347 (1995-11-01), Peterson
Takao Takeuchi et al., "Switch Architectures and Technologies for Asynchronous Transfer Mode", IEICE Transactions, vol. E74, No. 4 (Apr. 1991), pp. 752-760.
"Chaos Router: Architecture and Performance," S. Konstantinidou, Computer Architecture News, vol. 19, No. 3, May, 1995, pp. 212-221.
NEC Corporation
Rinehart Mark H.
LandOfFree
Network for transferring consecutive packets between processor a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network for transferring consecutive packets between processor a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network for transferring consecutive packets between processor a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-868401