Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2006-04-28
2010-12-21
Baker, Stephen M (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
C714S780000
Reexamination Certificate
active
07856579
ABSTRACT:
A network for channel coding permutation and de-permutation comprises: a first side and a second side, each of which has at least one terminal. The network further comprises: two or more columns of nodes located between the first and second sides. A first column of the columns interfaces the first side, and a second column of the columns interfaces the second side. Each of the columns comprises at least one node. Each node of the columns is connected to a first number of nodes of each of adjacent columns next to the columns. The first number is identical for all the nodes in the network. The nodes which are selected as switches are concurrently controlled to perform switching operations. A method of operating said network comprises the following steps: determining a direction that a data flow flowing from the first side to the second side; determining control elements of control signals; associating each of the control elements to one of the switching operations of the nodes which are selected as switches; providing a control sequence composed of the control signals; providing a data flow to be manipulated; reading at least one control element of the control signals; performing a switching operation of the switching operations for the nodes depending on the at least one control element of the control signals which is read; and transmitting at least one part of the data flow through paths established by the switching operations of the nodes.
REFERENCES:
patent: 4400768 (1983-08-01), Tomlinson
patent: 5224100 (1993-06-01), Lee et al.
patent: 5530707 (1996-06-01), Lin
patent: 5734962 (1998-03-01), Hladik et al.
patent: 5815515 (1998-09-01), Dabiri
patent: 6044116 (2000-03-01), Wang
patent: 6477680 (2002-11-01), Mujtaba
patent: 6553516 (2003-04-01), Suda et al.
patent: 6603412 (2003-08-01), Gatherer et al.
patent: 6618371 (2003-09-01), Cao
patent: 6728927 (2004-04-01), Crozier
patent: 6745362 (2004-06-01), Carlach et al.
patent: 6845482 (2005-01-01), Yao et al.
patent: 6944727 (2005-09-01), Yokokawa
patent: 6957375 (2005-10-01), Richardson
patent: 6961888 (2005-11-01), Jin et al.
patent: 7058874 (2006-06-01), Zhou
patent: 7137044 (2006-11-01), Ha et al.
patent: 7155642 (2006-12-01), Han
patent: 7180968 (2007-02-01), Miyauchi et al.
patent: 2002/0159423 (2002-10-01), Yao et al.
patent: 2003/0002474 (2003-01-01), Alexander et al.
patent: 2003/0041293 (2003-02-01), Zheng et al.
patent: 2003/0058954 (2003-03-01), He
patent: 2003/0154343 (2003-08-01), Yokokawa
patent: 2005/0071727 (2005-03-01), Zheng et al.
patent: 2005/0071728 (2005-03-01), Zheng et al.
patent: 2005/0076286 (2005-04-01), Zheng et al.
patent: 2005/0216700 (2005-09-01), Honary et al.
patent: 2006/0039555 (2006-02-01), Lee et al.
patent: 2007/0011557 (2007-01-01), Zheng et al.
patent: 0 179 401 (1986-04-01), None
patent: 0 313 787 (1989-05-01), None
patent: 0313787 (1989-05-01), None
Mansour, M., “Unified Decoder Architecture for Repeat-Accumulate and LDPC Codes”, 38th Asilomar Conference on Signals, Systems and Computers, Nov. 2004, pp. 527-531.
Shimizu, S. et al.,A New Addressing Scheme With Reorganizable Memory Structure Basic Principle,Transactions of the I.E.C.E. of Japan, vol. E65, No. 8, Aug. 1982, pp. 464-471.
Harper, D.T. et al.,Performance Evaluation of Vector Accesses in Parallel Memories Using a Skewed Storage Scheme,The 13thAnnual International Symposium on Computer Architecture, Tokyo, Jun. 1986, pp. 324-328.
Langmaid, R.N.,Versatile Programmable Logic Array,IBM Technical Disclosure Bulletin, vol. 25, No. 8, Jan.1983, pp. 4445- 4449.
Berrou, C., et al.,Near Shannon Limit Error - Correcting Coding and Decoding: Turbo-Codes(1),IEEE International Conference on Communications ICC '93, 1993, pp. 1064-1070.
Zheng,Y. et al.,Inter-Block Permutation and Turbo Codes, 3rdInternational Symp. Turbo Codes and Related Topics, 2003, 44 pages.
Zheng,Y. et al.,Iterative Decoding Algorithm and Terminating Criteria for Inter-Block Permuted Turbo Codes,The 15thIEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC 2004), vol. 2, pp. 1116-1120.
3GPP TS 25.212 version 3.1.1, Multiplexing and channel coding [FDD], Dec. 1999.
Alston & Bird LLP
Baker Stephen M
Industrial Technology Research Institute
LandOfFree
Network for permutation or de-permutation utilized by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network for permutation or de-permutation utilized by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network for permutation or de-permutation utilized by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4189566