Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-08-21
2007-08-21
Baderman, Scott (Department: 2114)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C709S216000, C709S212000
Reexamination Certificate
active
10077472
ABSTRACT:
A network processor exchanges data of various descriptions via a plurality of network nodes with external network devices, such as other processors, controllers, transducers, or sensors. The network processor includes a master processor for control tasks of the processor, and a network coprocessor for supporting network tasks. A first and a second bus system, associated with the master processor and the network coprocessor with its associated functional units, particularly Data Link Layer memory devices, respectively, serves to separate the two fields of tasks from each other. This permits both a support of gateway functions and a support of Higher Layer functions. Higher Layer memory devices, whose messages are ultimately sent or received by the master processor, are accessible from the master processor or the network coprocessor directly or indirectly via the first and/or second bus systems.
REFERENCES:
patent: 4604683 (1986-08-01), Russ et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5408661 (1995-04-01), Kuranaga
patent: 5586263 (1996-12-01), Katsumata et al.
patent: 5619726 (1997-04-01), Seconi et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5765036 (1998-06-01), Lim
patent: 5828856 (1998-10-01), Bowes et al.
patent: 5878217 (1999-03-01), Cherukuri
patent: 5889816 (1999-03-01), Agrawal et al.
patent: 5896386 (1999-04-01), Johnston
patent: 5937169 (1999-08-01), Connery et al.
patent: 6041058 (2000-03-01), Flanders et al.
patent: 6151316 (2000-11-01), Crayford et al.
patent: 6173333 (2001-01-01), Jolitz et al.
patent: 6175915 (2001-01-01), Cashman et al.
patent: 6304973 (2001-10-01), Williams
patent: 6308238 (2001-10-01), Smith et al.
patent: 6427169 (2002-07-01), Elzur
patent: 6526446 (2003-02-01), Yang et al.
patent: 6591302 (2003-07-01), Boucher et al.
patent: 6629288 (2003-09-01), Bernath et al.
patent: 6658480 (2003-12-01), Boucher et al.
patent: 6732255 (2004-05-01), Ling et al.
patent: 6748479 (2004-06-01), Sano et al.
patent: 6968386 (2005-11-01), Benayoun et al.
patent: 2001/0025315 (2001-09-01), Jolitz
patent: 2001/0043614 (2001-11-01), Viswanadham et al.
patent: 2005/0149693 (2005-07-01), Barry
patent: 2006/0020771 (2006-01-01), Kunimatsu et al.
patent: 2006/0095723 (2006-05-01), Moyer et al.
patent: WO94/15295 (1994-07-01), None
Osbourne et al., “DART-A Low Overhead ATM Network Interface Chip,” XP-00210321; Jul. 1996, pp. 1-12.
Jens Eltze, “Double-CAN Controller as Bridge for Different CAN Networks” CiA; 1997, pp. 17-23.
Peter Hank “New Generation of CAN Controller Supporting Higher Layer Protocals,” CiA; 1999, pp. 27-33.
“82596CA High-Performance 32-Bit Local Area Network Coprocessor”; Intel Corporation Data Sheet, Oct. 1995; pp. 1-76.
Lersch et al. “OSEK Communication Specification”, Version 1.00, Sep. 11, 1995, COM Specification 1.00.
Baderman Scott
Contino Paul
Micronas GmbH
O'Shea Getz & Kosakowski P.C.
LandOfFree
Network co-processor for vehicles does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network co-processor for vehicles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network co-processor for vehicles will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3883372