Electrical computers and digital data processing systems: input/ – Interrupt processing
Patent
1997-05-02
2000-09-05
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Interrupt processing
710261, 710262, 710263, 710264, 710265, 710266, 709230, 709234, 709235, 709250, G06F 1324
Patent
active
061157767
ABSTRACT:
A network adaptor that generates interrupts to a host system when data is received from the network or downloaded from system memory for transmittal over the network. The adaptor generates interrupts after a delay determined by an interrupt deferral mechanism, which includes one or more timers and/or one or more counters. Interrupts are generated, for example, after a predetermined time has elapsed after a DMA completion or after a certain number of packets are counted.
REFERENCES:
patent: 4223307 (1980-09-01), Albritton
patent: 5363506 (1994-11-01), Fukuoka
patent: 5440690 (1995-08-01), Rege et al.
patent: 5530874 (1996-06-01), Emery et al.
patent: 5583997 (1996-12-01), Hart
patent: 5652749 (1997-07-01), Davenport et al.
patent: 5708817 (1998-01-01), Ng et al.
patent: 5717932 (1998-02-01), Szczepanek et al.
patent: 5761431 (1998-06-01), Gross et al.
patent: 5822553 (1998-10-01), Gifford et al.
patent: 5887175 (1999-03-01), Col et al.
Connery Glenn
Reid Richard
Sherer William Paul
3Com Corporation
Jean Frantz Blanchard
Sheikh Ayaz R.
LandOfFree
Network and adaptor with time-based and packet number based inte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Network and adaptor with time-based and packet number based inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network and adaptor with time-based and packet number based inte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223323