Negative voltage discharge scheme to improve snapback in a...

Details Negative voltage discharge scheme to improve snapback in a... Negative voltage discharge scheme to improve snapback in a...

2007-07-24

2007-07-24

Phung, Anh (Department: 2824)

Static information storage and retrieval

Read/write circuit

Accelerating charge or discharge

C365S185250

Reexamination Certificate

active

11178683

ABSTRACT:
Charge pump and discharge circuitry for a non-volatile memory device that splits up the discharge operation into two discharge periods. In a first discharge period, the voltage being discharged (e.g., erase voltage) is discharged through a pair of discharge transistors until the discharging voltage reaches a first voltage level. The path through the pair of discharge transistors is controlled by an intermediate control voltage so that none of the transistors of the pair enter the snapback condition. In the second discharge period, the remaining discharging voltage is fully discharged from the first level through a third discharge transistor.

REFERENCES:
patent: 5719807 (1998-02-01), Sali et al.
patent: 6438032 (2002-08-01), Pekny et al.
patent: 6667910 (2003-12-01), Abedifard et al.
patent: 6944059 (2005-09-01), Macerola
patent: 0 190 027 (1986-08-01), None
patent: 0 668 593 (1995-08-01), None

Affiliated with

Also associated with

Rating

Negative voltage discharge scheme to improve snapback in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Negative voltage discharge scheme to improve snapback in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Negative voltage discharge scheme to improve snapback in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3736933