Negative self-bias circuit for FET mixers

Details Negative self-bias circuit for FET mixers Negative self-bias circuit for FET mixers

1997-09-30

2000-12-19

Tsang, Fan

Telecommunications

Receiver or analog modulated signal frequency converter

Frequency modifying or conversion

455265, 455293, 455318, 455326, 455333, 327355, 327407, 327431, 375316, H04B 128, H04B 108

Patent

active

061636894

ABSTRACT:
An improved mixing circuit includes a MESFET having an LO signal coupled to its gate through a charging capacitor and an RF signal coupled to its drain through a first bandpass filter. Electrons are pumped onto the charging capacitor to bias the gate of the MESFET. The MESFET drain is coupled to a second bandpass filter which passes a signal at the mixed frequency.

REFERENCES:
patent: 4541122 (1985-09-01), Kimura
patent: 5606738 (1997-02-01), Onodera et al.
patent: 5799248 (1998-08-01), Vice
patent: 5809411 (1998-09-01), Kudoh et al.
"A Low cost Mixer for Wireless Applications," 1995 IEEE MTT-S Digest.

Affiliated with

Also associated with

Rating

Negative self-bias circuit for FET mixers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Negative self-bias circuit for FET mixers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Negative self-bias circuit for FET mixers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-277188