Narrow/wide cache

Details Narrow/wide cache Narrow/wide cache

2006-04-11

2006-04-11

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

Reexamination Certificate

active

07028143

ABSTRACT:
A method for transferring data, between a first device and second device in a core processor including a data cache, comprising the steps of, when said first device supports wide data transfer, and said transfer of data comprises a data write operation from said first device to said second device, writing said data to the second device without writing the data to said data cache.

REFERENCES:
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4942518 (1990-07-01), Weatherford et al.
patent: 5123095 (1992-06-01), Papadopoulos et al.
patent: 5276836 (1994-01-01), Fukumaru et al.
patent: 5418973 (1995-05-01), Ellis et al.
patent: 5729713 (1998-03-01), Leyrer
patent: 5860158 (1999-01-01), Pai et al.
patent: 5935240 (1999-08-01), Mennemeier et al.
patent: 6108766 (2000-08-01), Hahn et al.
patent: 6131155 (2000-10-01), Alexander et al.
patent: 6161208 (2000-12-01), Dutton et al.
patent: 6202120 (2001-03-01), Lang et al.
patent: 6230259 (2001-05-01), Christie et al.
patent: 6356980 (2002-03-01), Arimilli et al.
patent: 6813701 (2004-11-01), Ansari
patent: 2001/0032298 (2001-10-01), Emons
patent: 0 279 421 (1988-08-01), None
patent: 0 348 616 (1990-01-01), None
patent: WO 01/31418 (2001-05-01), None

Affiliated with

Also associated with

Rating

Narrow/wide cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Narrow/wide cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Narrow/wide cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3603262