Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2007-09-25
2007-09-25
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S039000, C326S041000
Reexamination Certificate
active
10856115
ABSTRACT:
An apparatus and methods for a sublithographic programmable logic array (PLA) are disclosed. The apparatus allows combination of non-restoring, programmable junctions and fixed (non-programmable) restoration logic to implement any logic function or any finite-state machine. The methods disclosed teach how to integrate fixed, restoration logic at sublithographic scales along with programmable junctions. The methods further teach how to integrate addressing from the microscale so that the nanoscale crosspoint junctions can be programmed after fabrication.
REFERENCES:
patent: 5349558 (1994-09-01), Cleveland et al.
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6256767 (2001-07-01), Kuekes et al.
patent: 6314019 (2001-11-01), Kuekes et al.
patent: 6383784 (2002-05-01), Smith
patent: 6473351 (2002-10-01), Tomanek et al.
patent: 6777982 (2004-08-01), Goldstein et al.
patent: 2002/0027819 (2002-03-01), Tomanek et al.
patent: 2002/0175390 (2002-11-01), Goldstein et al.
patent: 2003/0089899 (2003-05-01), Lieber et al.
patent: 2003/0200521 (2003-10-01), DeHon et al.
patent: 2003/0206436 (2003-11-01), Eaton, Jr. et al.
patent: 2004/0113138 (2004-06-01), DeHon et al.
patent: 2004/0113139 (2004-06-01), Dehon et al.
patent: 02/103753 (2002-12-01), None
patent: 03/063208 (2003-07-01), None
patent: 2004/034467 (2004-04-01), None
patent: 2004/061859 (2004-07-01), None
Andre DeHon, Array-Based Architecture for FET-Based, Nanoscale Electronics, IEEE, Transactions on Nanotechnology, vol. 2. No. 1, Mar. 2003.
DeHon, A., “Array-Based Architecture for FET-Based, Nanoscale Electronics,”IEEE Transactions on Nanotechnology, vol. 2, No. 1, pp. 23-32 (Mar. 2003).
International Written Opinion for the corresponding PCT Application No. PCT Application No. PCT/US03/01555, issued on Jun. 30, 2005 (7 pages).
Ziegler, M. M., ert al., “CMOS/NANO Co-Design for Crossbar-based Molecular Electronics Systems”IEEE Transactions on Nanotechnology, vol. 2, No. 4, pp. 217-230 (Dec. 4, 2004).
Albrecht, O., et al., “Construction and Use of LB Deposition Machines for Pilot Production,”Thin Solid Films, vol. 284-285, pp. 152-156 (Sep. 15, 1996).
Björk, M.T., et al., “One-Dimensional Steeplechase for Electrons Realized,”Nano Letters, vol. 2, No. 2, pp. 87-89 (2002).
Brown, C.L., et al., “Introduction of [2]Catenanes Into Langmuir Films and Langmuir-Blodgett Multilayers. A Possible Strategy for Molecular Information Storage Materials,”Langmuir, vol. 16, No. 4, pp. 1924-1930 (2000).
Chen, Y., et al., “Nanoscale Molecular-Switch Crossbar Circuits,”Institute of Physics Publishing, Nanotechnology 14, pp. 462-468 (2003).
Chen, Y., et al., “Self-Assembled Growth of Epitaxial Erbium Disilicide Nanowires on Silicon (001),”Applied Physics Letters, vol. 76, No. 2, pp. 4004-4006 (Jun. 26, 2000).
Chou, S.Y., “Sub-10 nm Imprint Lithography and Applications,”J. Vac. Sci. Technol. B, vol. 15, No. 6, pp. 2897-2904 (Nov./Dec. 1997).
Collier, C.P., et al., “A [2]Catenane-Based Solid State Electronically Reconfigurable Switch,”Science, vol. 289, pp. 1172-1175 (Aug. 18, 2000).
Collier, C.P., et al., “Electronically Configurable Molecular-Based Logic Gates,”Science, vol. 285, pp. 391-394 (Jul. 16, 1999).
Cui, Y., et al., “Diameter-Controlled Synthesis of Single-Crystal Silicon Nanowires,”Applied Physics Letters, vol. 78, No. 15, pp. 2214-2216 (Apr. 9, 2001).
Cui Y., et al., “Doping and Electrical Transport in Silicon Nanowires,”The Journal of Physical Chemistry, vol. 104, No. 22, pp. 5213-5216 (Jun. 8, 2000).
Cui, Y., et al., “Functional Nanoscale Electronic Devices Assembled Using Silicon Nanowire Building Blocks,”Science, vol. 291, pp. 851-853 (Feb. 2, 2001).
Dekker, C., “Carbon Nanotubes As Molecular Quantum Wires,”Physics Today, pp. 22-28 (May 1999).
Derycke, V., et al., “Carbon Nanotube Inter- and Intramolecular Logic Gates,”Nano Letters, vol. 1, No. 9, pp. 453-456 (Sep. 2001).
Goldstein, S.C., et al., “NanoFabrics: Spatial Computing Using Molecular Electronics,”Proc. Of The 28th Annual International Symposium on Computer Architecture, pp. 1-12 (Jun. 2001).
Gudiksen, M.S., et al., “Growth of Nanowire Superlattice Structures for Nanoscale Photonics and Electronics,”Nature, vol. 415, pp. 617-620 (Feb. 7, 2002).
Huang, Y., et al., “Directed Assembly of One-Dimensional Nanostructures Into Functional Networks,”Science, vol. 291, pp. 630-633 (Jan. 26, 2001).
Huang, Y., et al., “Logic Gates and Computation From Assembled Nanowire Building Blocks,”Science, vol. 294, pp. 1313-1317 (Nov. 9, 2001).
Lauhon, L.J., et al., “Epitaxial Core-Shell and Core-Multishell Nanowire Heterostructures,”Nature, vol. 420, pp. 57-61 (Nov. 7, 2002).
Lieber, C.M., “Nanowire Superlattices,”Nano Letters, vol. 2, No. 2, pp. 81-82 (Feb. 2002).
Morales, A.M., et al., “A Laser Ablation Method for the Sythesis of Crystalline Semiconductor Nanowires,”Science, vol. 279, pp. 208-211 (Jan. 9, 1998).
Tans, S.J., et al., “Room-Temperature Transitor Based On A Single Carbon Nanotube,”Nature, vol. 393, pp. 49-52 (May 7, 1998).
Ulman, A., “Part Two: Langmuir-Blodgett Films,”An Introduction to Ultrathin Organic Films, Section 2.1, pp. 101-132 (1991).
Whang, D., et al., “Nanolithography Using Hierarchically Assembled Nanowire Masks,”Nano Letters, vol. 3, No. 7, pp. 951-954 (2003).
Wu, Y., et al., “Block-by-Block Growth of Single-Crystaline Si/SiGe Superlattice Nanowires,”Nano Letters, vol. 2, No. 2, pp. 83-86 (2002).
U.S. Appl. No. 10/853,907, filed May 25, 2004, DeHon et al.
U.S. Appl. No. 10/925,863, filed Aug. 24, 2004, DeHon.
DeHon Andre
Lieber Charles M.
Wilson Michael J.
California Institute of Technology
Ladas & Parry LLP
Tran Anh Q.
LandOfFree
Nanoscale wire-based sublithographic programmable logic arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nanoscale wire-based sublithographic programmable logic arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nanoscale wire-based sublithographic programmable logic arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3769911