Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-11-04
2002-10-01
Chaudhuri, Olik (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S295000
Reexamination Certificate
active
06459118
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor memory, and more particularly, to an NAND type non-volatile ferroelectric memory cell and a non-volatile ferroelectric memory of the same.
2. Background of the Related Art
FIG. 1
illustrates a system of a related art NAND type DRAM.
Referring to
FIG. 1
, the NAND type DRAM cell is provided with a plurality of NMOS transistors T
1
, T
2
, T
3
, - - - connected in series, each having a gate connected to a wordline WL
1
, WL
2
, WL
3
, WL
4
, - - - . There is a bitline B/L formed in a direction crossing the wordlines, and there are ferroelectric capacitors C
1
, C
2
, C
3
, - - - each having one electrode connected to a drain terminal N
1
, N
2
, N
3
, - - - of the transistor and the other electrode connected to a plateline P/L, on which a constant voltage of ½ voltage is provided. Upon enabling the wordlines WL
1
, WL
2
, WL
3
, - - - in succession, NMOS transistors connected thereto are enabled, to provide data stored in the ferroelectric capacitors to the bitline. The data provided to the bitline is amplified at a sense amplifier(not shown), and re-stored in the ferroelectric capacitor.
The ferroelectric memory, i.e., an FRAM(Ferroelectric Random Access Memory), having in general a data processing speed similar to a DRAM(Dynamic Random Access Memory) used widely as a semiconductor memory and being capable of conserving data even if the power is turned off, is paid attention as a next generation memory. The FRAM, a memory having a structure similar to the DRAM, is provided with a capacitor of a ferroelectric material for utilizing a high residual polarization of the ferroelectric material. The residual polarization permits the conservation of a data even after removal of an electric field.
FIG. 2
illustrates a characteristic curve of a hysteresis loop of a general ferroelectric material.
Referring to
FIG. 2
, it can be known that a polarization induced by an electric field is, not erased, but, certain amount(‘d’ and ‘a’ states) of which is remained, even if the electric field is removed owing to existence of the residual polarization(or spontaneous polarization). The ‘d’ and ‘a’ states are corresponded to ‘1’ and ‘0’ respectively in application to memories.
A related art non-volatile ferroelectric memory will be explained with reference to the attached drawings.
FIG. 3
illustrates a system of unit cell of the related art non-volatile ferroelectric memory.
Referring to
FIG. 3
, the system of unit cell of the related art non-volatile ferroelectric memory is provided with a bitline B/L formed in one direction, a wordline W/L formed in perpendicular to the bitline, a plateline P/L formed spaced from the wordline in a direction identical to the wordline, a transistor T
1
having a gate connected to the wordline and a source connected to the bitline, and a ferroelectric capacitor FC
1
having a first terminal connected to a drain of the transistor T
1
and a second terminal connected to the plateline P/L.
A circuit for driving the related art ferroelectric memory will be explained.
FIGS. 4A and 4B
illustrate a circuit for driving the related art nonvolatile ferroelectric memory.
The circuit for driving the related art ferroelectric memory of an
1
T/
1
C(one transistor and one ferroelectric capacitor) structure is provided with a reference voltage generator
1
for generating a reference voltage, a reference voltage stabilizer
2
having a plurality of transistors Q
1
~Q
4
and a capacitor C
1
for stabilizing reference voltages on adjacent two bitlines, a first reference voltage storage
3
having a plurality of transistors Q
6
-Q
7
, and capacitors C
2
-C
3
for respectively having logical values of “1” and “0” stored in adjacent bitlines, a first equalizer
4
having a transistor Q
5
for equalizing adjacent two bitlines, a first main cell array
5
connected to wordlines and platelines different from each other for storing data, a first sense amplifier
6
having a plurality of transistors Q
10
~Q
15
, a P-sense amplifier PSA and the like for sensing data in cells selected by the wordline among the plurality of cells in the first main cell array
5
, a second main cell array
7
connected to wordlines and platelines different from one another for storage of data, a second reference voltage storage
8
having a plurality of transistors Q
28
~Q
29
and capacitors C
9
~C
10
for having reference voltages with logical values of “1” and “0” stored in adjacent bitlines, and a second sense amplifier
9
having a plurality of transistors Q
16
~Q
25
, N-sense amplifier NSA and the like for sensing and forwarding a data in the second main array
7
.
The data input/output operation of the related art ferroelectric memory will be explained.
FIG. 5
illustrates a timing diagram of a write mode operation of the related art ferroelectric memory, and
FIG. 6
illustrates a timing diagram of a re ad mode operation of the related art ferroelectric memory.
In writing, when an external chip enable signal CSB pad is enabled from ‘high’ to ‘low’ and a write enable signal WEBpad is applied from ‘high’ to ‘low’ on the same time, the write mode is started. When address decoding is started in the write mode, a pulse applied to a pertinent wordline is transited from ‘low’ to ‘high’ to select a cell. Thus, during a period the wordline is held ‘high’, a pertinent plateline has a ‘high’ signal applied thereto for one period and a ‘low’ signal applied thereto for the other period in succession. And, in order to write a logical value ‘1’ or ‘0’ on the selected cell, a ‘high’ or ‘low’ signal synchronized to the write enable signal WEBpad is applied to a pertinent bitline. That is, if a ‘high’ signal is applied to the bitline and a signal applied to the plateline is ‘low’ in a period in which a signal applied to the wordline is ‘high’, a logical value ‘1’ is written on the ferroelectric capacitor. And, if a ‘low’ signal is applied to the bitline and a signal applied to the plateline is ‘high’, a logical value ‘0’ is written on the ferroelectric capacitor.
The operation for reading the data stored in the cell by the aforementioned write mode operation will be explained.
If the chip enable signal CSBpad is enabled from ‘high’ to ‘low’ externally, all bitlines are equalized to a ‘low’ voltage before a pertinent wordline is selected. That is, referring to
FIGS. 3A and 3B
, if a ‘high’ signal is applied to the equalizer
4
and a ‘high’ signal is applied to the transistors Q
18
and Q
19
, as the bitlines are grounded through the transistor Q
19
, the bitlines are equalized to a low voltage Vss. And, the transistors Q
5
, Q
18
, and Q
19
are turned off, to disable the bitlines, an address is decoded, and the decoded address causes a ‘low’ signal on a pertinent wordline to transit to a ‘high’ signal, to select a pertinent cell. A ‘high’ signal is applied to the plateline of the selected cell, to break a data corresponding to a logical value ‘1’ stored in the ferroelectric memory. If a logical value ‘0’ is in storage in the ferroelectric memory, a data corresponding to the logical value ‘0’ is not broken. The data not broken and the data broken provide values different from each other according to the aforementioned hysteresis loop, so that the sense amplifier senses a logical value ‘1’ or ‘0’. The case of the data broken is a case when the value is changed from ‘d’ to ‘f’ in the hysteresis loop of
FIG. 2
, and the case of the data not broken is a case when the value is changed from ‘a’ to ‘f’ in the hysteresis loop of FIG.
2
. Therefore, if the sense amplifier is enabled after a certain time period is passed, in the case of the data broken, a logical value ‘1’ is provided as amplified, and in the case of the data not broken, a logical value ‘0’ is provided. After the sense amplifier provides data thus, since an original data should be restored, the plateline is disabled from ‘high’ to ‘low’ in a state a ‘high’ signal is applied to a pertinent wordline.
The aforementioned related art ferroelectric
Chaudhuri Olik
Fleshner & Kim LLP
Hyundai Electronics Industries Co,. Ltd.
Weiss Howard
LandOfFree
NAND type nonvolatile ferroelectric memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NAND type nonvolatile ferroelectric memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NAND type nonvolatile ferroelectric memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2999836