N-dimensional iterative ECC method and apparatus with...

Details N-dimensional iterative ECC method and apparatus with... N-dimensional iterative ECC method and apparatus with...

2006-10-10

2010-11-23

Rizk, Sam (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S752000

Reexamination Certificate

active

07840872

ABSTRACT:
In an iterative error correction method and apparatus for correcting errors in digital data read from a storage medium, re-reads are combined with the error correction procedure in a single error recovery procedure. The data read from the storage medium are represented as a multi-dimensional data structure, and the error recovery procedure is undertaken for each dimension of the data structure. In each dimension, an erasure map is generated that contains errors in the initial read of the data for that dimension, and the errors in the erasure map are deducted as they are corrected in subsequent re-reads. After a predetermined number of re-reads, or when no further errors exist, the error recovery procedure is ended.

REFERENCES:
patent: 5251077 (1993-10-01), Saitoh
patent: 6920005 (2005-07-01), Yun
patent: 2005/0149819 (2005-07-01), Hwang
patent: 1 069 569 (2005-06-01), None
patent: 20000-57510 (2000-02-01), None

Affiliated with

Also associated with

Rating

N-dimensional iterative ECC method and apparatus with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with N-dimensional iterative ECC method and apparatus with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and N-dimensional iterative ECC method and apparatus with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4212975