Mutual inductance extraction using dipole approximations

Details Mutual inductance extraction using dipole approximations Mutual inductance extraction using dipole approximations

2004-10-21

2009-02-24

Rossoshek, Helen (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C703S014000

Reexamination Certificate

active

07496871

ABSTRACT:
Various methods for analyzing mutual inductance in an integrated circuit layout are disclosed. In one exemplary embodiment, for instance, a circuit description indicative of the layout of signal wires and ground wires in the circuit is received. The signal wires and the ground wires are grouped into at least a first bundle and a second bundle, wherein the first bundle and the second bundle each comprise a respective signal-wire segment and one or more corresponding ground-wire segments. A representative dipole moment is calculated for the first bundle. Using the representative dipole moment, the mutual inductance between the first bundle and the second bundle is calculated. Computer-readable media storing computer-executable instructions for causing a computer to perform any of the disclosed methods or storing design databases created or modified using any of the disclosed techniques are also disclosed.

REFERENCES:
patent: 5826215 (1998-10-01), Garrett et al.
patent: 5998999 (1999-12-01), Richard et al.
patent: 6053950 (2000-04-01), Shinagawa
patent: 6295634 (2001-09-01), Matsumoto
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6327696 (2001-12-01), Mahajan
patent: 6378080 (2002-04-01), Anjo et al.
patent: 6381730 (2002-04-01), Chang et al.
patent: 6434724 (2002-08-01), Chang et al.
patent: 6453444 (2002-09-01), Shepard
patent: 6487703 (2002-11-01), McBride et al.
patent: 6578174 (2003-06-01), Zizzo
patent: 6588002 (2003-07-01), Lampaert et al.
patent: 6604225 (2003-08-01), Otsu et al.
patent: 6643831 (2003-11-01), Chang et al.
patent: 6651230 (2003-11-01), Cohn et al.
patent: 6742165 (2004-05-01), Lev et al.
patent: 6820245 (2004-11-01), Beattie et al.
patent: 6938231 (2005-08-01), Yoshida et al.
patent: 6966040 (2005-11-01), Ismailov
patent: 6981230 (2005-12-01), Lin et al.
patent: 7013442 (2006-03-01), Suaya et al.
patent: 7096148 (2006-08-01), Anderson et al.
patent: 7096174 (2006-08-01), Beattie et al.
patent: 7350175 (2008-03-01), Iwaki et al.
patent: 2002/0116696 (2002-08-01), Suaya et al.
patent: 2003/0131334 (2003-07-01), Suaya et al.
patent: 2004/0158801 (2004-08-01), Leisten et al.
patent: 2005/0120316 (2005-06-01), Suaya et al.
patent: 2005/0268260 (2005-12-01), Suaya et al.
patent: 2006/0143586 (2006-06-01), Suaya et al.
patent: 2006/0282492 (2006-12-01), Suaya et al.
patent: 2007/0018767 (2007-01-01), Gabara
Beattie et al., “Efficient Inductance Extraction via Windowing,”Proc. Design, Automation, and Test in Europe, pp. 430-436 (2001).
Beattie et al., “Equipotential shells for efficient inductance extraction,”IEEE Trans. CAD of IC and Systems, vol. 20, pp. 70-79 (2001).
Beattie et al., “Inductance 101: Modeling and extraction,”Design Automation Conference, pp. 323-328 (2001).
Chen et al., “INDUCTWISE: Inductance-wise interconnect simulator and extractor,”IEEE Transactions, Computer-Aided Design of Integrated Circuits and System, vol. 22, No. 7, pp. 884-894 (2003).
Devgan et al., “How to efficiently capture on-chip inductance effects: Introducing a new circuit elementk ,” Computer Aided Design, IEEE/ACM International Conference, pp. 150-155 (Nov. 2000).
Escovar et al., “Transmission line design of clock trees,”Proc. IEEE/ACM International Conference on CAD, pp. 334-340 (Nov. 2002).
Kamon et al., “Fasthenry: A multipole-accelerated 3-d inductance extraction program,”IEEE Trans. Microwave Theory Tech., vol. 42, No. 9, pp. 1750-1758 (Sep. 1994).
Krauter et al., “Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis,”Proc. 35thACM/IEEE DAC, pp. 303-308 (Jan. 1998).
Lin et al., “On the efficiency of simplified 2d on-chip inductance models,”Design Automation Conference, pp. 757-762 (2002).
Rosa, “The Self and Mutual Inductance of Linear Conductors,”Bulletin of the National Bureau of Standards, vol. 4, pp. 301-344 (1908).
Ruehli, “Inductance calculations in a complex circuit environment,”IBM J. Res. Develop., vol. 16, pp. 470-481 (1972).
“ASITIC: Analysis and Simulation of Spiral Inductors and Transformers for ICs,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/asitic.html, 1 p.
“ASITIC Documentation: Grackle Release,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/asitic.html, 1 p.
“ASITIC Commands,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/commands.html, 1 p.
“ASITIC Documentation: Environmental Variables,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/env.html, 8 pp.
“ASITIC: Installing and Running,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/install.html, 2 pp.
“Technology File, ” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/techfile.html, 5 pp.
“ASITIC Quickstart.” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/quickstart.html, 3 pp.
“Sample ASITIC Sessions,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/sample.html, 19 pp.
“ASITIC FAQ,” downloaded from http://rfic.eecs.berkeley.edu/˜niknejad/doc-05-26-02/faq.html, 7 pp.
Averill III et al., “Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors,”IBM J. Res. Develop., vol. 43, pp. 681-706 (Sep./Nov. 1999).
Banerjee et al., “Accurate Analysis on On-Chip Inductance Effects and Implications for Optimal Repeater Insertion and Technology Scaling,”IEEE Symposium on VLSI Circuits, Kyoto, Japan, pp. 1-4 (Jun. 14-16, 2001).
Beattie et al., “Hierarchical Interconnect Circuit Models,” 7 pp. (also published as Beatie et al., “Hierarchical Interconnect Circuit Models,”Proc. ICCAD, pp. 215-221 (Nov. 2000)).
Chang et al., “Clocktree RLC Extraction with Efficient Inductance Modeling,” 5 pp. (also published as Chang et al., “Clocktree RLC Extraction with Efficient Inductance Modeling,”Proc. Design, Automation, and Test in Europe, pp. 522-526 (2000)).
Davis et al., “Compact Distributed RLC Interconnect Models - Part I: Single Line Transient, Time Delay, and Overshoot Expressions,”IEEE Trans. on Eletron Devices, vol. 47, No. 11, pp. 2068-2077 (Nov. 2000).
Gala et al., “Inductance 101: Analysis and Design Issues,”Design Automation Conf., pp. 329-334 (Jun. 2001).
Gieseke et al., “A 600 MHz Superscalar RISC Microprocessor with Out-Of-Order Execution,”IEEE International Solid-State Circuits Conf., pp. 176, 177, and 451 (Feb. 1997).
Golub et al., “The Differentiation of Pseudo-Inverses and Nonlinear Least Squares Problems Whose Variables Seperate,”SIAM J. Numer. Anal., vol. 10, No. 2, pp. 413-432 (Apr. 1973).
Grover,Inductance Calculations: Working Formulas and Tables, pp. iii-xiv, 1, 31-61 (1946).
Gupta et al., “Hierarchical Modeling of Electrostatic and Magnetostatic Couplings,” 4 pp. (also published as Gupta et al., “Hierarchical Modeling of Electrostatic and Magnetostatic Couplings,”SRC Techcon Conference(Aug. 2003)).
Gupta, “Modeling Inductive Couplings in Traditional and Nanoscale Interconnects,” Ph.D. Thesis, Carnegie Mellon University, 83 pp. (Jul. 2004).
Ismail et al., “Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits,”IEEE Trans. on VLSI Systems, vol. 8, No. 2, pp. 195-206 (Apr. 2000).
Jackson et al.,Classical Electrodynamics, pp. xi-xvii, 144-149 (1962).
Kamon, “Efficient Techniques for Inductance Extraction of Complex 3-D Geometrics,” Master Thesis - Massachusetts Institute of Technology, 80 pp. (Feb. 1994).
Lee et al., “Interconnect Inductance Effects on Delay and Crosstalks for Long On-Chip Nets with Fast Input Slew Rates,”IEEE, pp. II-248 through II-251 (1998).
Lu et al., 

Affiliated with

Also associated with

Rating

Mutual inductance extraction using dipole approximations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mutual inductance extraction using dipole approximations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mutual inductance extraction using dipole approximations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4082712