Mutable cells for use in integrated circuits

Details Mutable cells for use in integrated circuits Mutable cells for use in integrated circuits

2007-12-08

2010-11-23

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07840927

ABSTRACT:
An integrated circuit implementation methodology uses mutable cells, e.g. cells that are capable of being personalized for use as one of a plurality of resource types. For example, a mutable cell is designed to have a component layout and a set of lower-layer internal connections compatible with both a design of a flip-flop, and a design of a pair of multiplexers. Independent customizations of the mutable cell, using higher layers of interconnect, efficiently use the cell as a flip-flop or as a pair of multiplexers. Use of mutable cells in an integrated circuit advantageously enables a set of predefined lower-layer photomask, such as for a predefined base array, to be efficiently shared among different applications. In some embodiments, a Simultaneous Dynamical Integration (SDI) Electronic Design Automation (EDA) flow advantageously uses mutable cells, such as to balance demand for resources against supply thereof.

REFERENCES:
patent: 5625575 (1997-04-01), Goyal
patent: 5875117 (1999-02-01), Jones
patent: 6085032 (2000-07-01), Scepanovic
patent: 6088519 (2000-07-01), Koford
patent: 6557153 (2003-04-01), Dahl
patent: 2002/0198695 (2002-12-01), Sherman
patent: 2003/0046050 (2003-03-01), Padilla
patent: 2003/0177459 (2003-09-01), Chen
patent: 2003/0187626 (2003-10-01), Catto
patent: 2004/0181380 (2004-09-01), Yoshida
patent: 2005/0086040 (2005-04-01), Davis
patent: 2007/0150846 (2007-06-01), Furnish
patent: 2007/0204252 (2007-08-01), Furnish
patent: 1907957 (2007-01-01), None
patent: 1020010087374 (2003-07-01), None
patent: 1020040032109 (2005-11-01), None
patent: 1020010033623 (2009-06-01), None
patent: WO2004061725 (2004-07-01), None
patent: WO2007002799 (2007-01-01), None
patent: WO2007146966 (2007-12-01), None
patent: WO2007147084 (2007-12-01), None
patent: WO2007147150 (2007-12-01), None
patent: WO2007149717 (2007-12-01), None
patent: WO2008005622 (2008-01-01), None
U.S. Appl. No. 11/953,048, filed Dec. 8, 2007, Dozier et al.
U.S. Appl. No. 11/967,186, filed Dec. 29, 2007, Lebrun.
U.S. Appl. No. 11/967,187, filed Dec. 29, 2007, Furnish.
U.S. Appl. No. 11/967,182, filed Dec. 29, 2007, Furnish.
U.S. Appl. No. 11/967,180, filed Dec. 29, 2007, LeBrun.
U.S. Appl. No. 11/967,183, filed Dec. 29, 2007, LeBrun.
U.S. Appl. No. 11/967,184, filed Dec. 29, 2007, Bose.
U.S. Appl. No. 11/967,185, filed Dec. 29, 2007, Furnish.
U.S. Appl. No. 11/967,179, filed Dec. 29, 2007, Furnish.
U.S. Appl. No. 12/301,456, filed Nov. 18, 2008, Bose.
U.S. Appl. No. 11/427,333, filed Jun. 28, 2006, Furnish.
U.S. Appl. No. 60/696,661, filed Jul. 5, 2005, Furnish.
U.S. Appl. No. 60/694,949, filed Jun. 29, 2005, Furnish.
U.S. Appl. No. 60/804,690, filed Jun. 14, 2006, Furnish.
U.S. Appl. No. 60/697,902, filed Jul. 9, 2005, Furnish.
U.S. Appl. No. 60/747,651, filed Jul. 9, 2005, Furnish.
Non-final Office Action dated Aug. 20, 2008 for U.S. Appl. No. 11/684,522.
Final OA dated Apr. 28, 2009 for U.S. Appl. No. 11/684,522.
Final Office Action dated Jun. 11, 2009 for U.S. Appl. No. 11/744,758.
Alupoaei, Net-Based Force-Directed Macrocell Placement for Wirelength Optimization, IEEE Transactions on Very Large Scale Integration (VLSI) System, vol. 10, No. 6, Dec. 2002.
U.S. Appl. No. 60/803,032, filed May 24, 2006, Bose.
U.S. Appl. No. 60/804,173, filed Jun. 8, 2006, Furnish.
U.S. Appl. No. 60/804,448, filed Jun. 12, 2006, Furnish.
U.S. Appl. No. 60/804,574, filed Jun. 13, 2006, Furnish.
U.S. Appl. No. 60/804,643, filed Jun. 13, 2006, Furnish.
U.S. Appl. No. 60/804,826, filed Jun. 15, 2006, Furnish.
U.S Appl. No. 60/805,086, filed Jun. 18, 2006, Bose.
U.S. Appl. No. 60/869,250, filed Dec. 8, 2006.
Non-final OA dated Nov. 18, 2008 for U.S. Appl. No. 11/744,758.
Final OA dated Jun. 11, 2009 for U.S. Appl. No. 11/744,758.

Affiliated with

Also associated with

Rating

Mutable cells for use in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mutable cells for use in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mutable cells for use in integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4196518