Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2000-02-29
2004-04-20
Dang, Khanh (Department: 2189)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S264000
Reexamination Certificate
active
06725309
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an interrupt controller that processes external interrupt signals, and more particularly, to a multistage interrupt controller that uses a multistage storage means to process the external interrupt signals.
2. Background of the Related Art
FIG. 1
illustrates a related art single stage interrupt controller. The related art single stage interrupt controller includes a plurality of interrupt reception registers
1
,
2
,
3
that receive and temporarily store a plurality of external interrupt signals EXTINT
0
, EXTINT
1
, EXTINT
2
, respectively. An interrupt priority determining circuit
4
receives the delayed external interrupt signals IFR
0
, IFR
1
, IFR
2
from the interrupt reception registers
1
,
2
,
3
, respectively, determines priorities and processes the delayed external interrupt signals IFR
0
, IFR
1
, IFR
2
. A corresponding plurality of accept signals AcceptINT
0
, AcceptINT
1
, AcceptINT
2
are then generated and transmitted to the respective interrupt reception registers
1
,
2
,
3
, to indicate final interrupt execution.
The interrupt reception registers
1
,
2
,
3
each include a first AND gate
5
that subjects the external interrupt signal (e.g., EXTINT
0
) and the inverted accept signal (e.g., AcceptINT
0
) to a logical AND operation. Each of the interrupt registers
1
,
2
,
3
also includes a second AND gate
6
that subjects in external clock signal CLK and an inverted feedback signal to a logical AND operation, and a D-flip-flop
7
that delays a signal from the first AND gate
5
for a given time period in accordance with the external clock signal CLK from the second AND gate
6
.
The D-flip-flop
7
provides the delayed external interrupt signal (e.g., IFR
0
) both to the interrupt priority determining circuit
4
and to the second AND gate
6
as the feedback signal. The D-flip-flop
7
can be reset in response to an external reset signal RESET.
The related art single stage interrupt controller receives the external interrupt signals EXTINT
0
, EXTINT
1
, EXTINT
2
, the clock signal CLK, the reset signal RESET, and the accept signals AcceptINT
0
, AcceptINT
1
, AcceptINT
2
indicating that an interrupt has been executed at the interrupt reception registers
1
,
2
,
3
. Accordingly, the external interrupt signals EXTINT
0
, EXTINT
1
, EXTINT
2
are synchronized with the clock signal CLK and transmitted to the interrupt priority determining circuit
4
through the interrupt reception registers
1
,
2
,
3
. The interrupt priority determining circuit
4
then generates interrupt signals according to the priority of the delayed external interrupt signals IFR
0
, IFR
1
, IFR
2
.
Upon generation and transmission of the interrupt signal from the interrupt priority determining circuit
4
, a device that receives the interrupt signal transits the accept signal AcceptINT
0
, AcceptINT
1
, or AcceptINT
2
to a “high” position. Once the accept signal is transited to the “high” position, the first AND gate
5
in each of the interrupt reception registers
1
,
2
,
3
generates a “low” signal. The D-flip-flop
7
accordingly generates a “low” delayed external interrupt signal (e.g., IFR
0
) output to the interrupt priority determining circuit
4
, and no external interrupt signal (e.g., EXTINT
0
) is received at the interrupt priority determining circuit
4
. Table 1 shows the cyclic operation of the related art single stage interrupt controller.
TABLE 1
CYCLE
1
2
3
4
5
6
7
8
9
EXTINT0
0
1
0
0
0
0
0
0
0
EXTINT1
0
1
0
0
0
0
0
0
0
EXTINT2
0
1
0
0
0
0
0
0
0
IFR0
0
0
1
1
0
0
0
0
0
IFR1
0
0
1
1
1
1
0
0
0
IFR2
0
0
1
1
1
1
1
1
0
AcceptINT0
0
0
0
1
0
0
0
0
0
AcceptINT1
0
0
0
0
0
1
0
0
0
AcceptINT2
0
0
0
0
0
0
0
1
0
If the external interrupt signals EXTINT
0
, EXTINT
1
, EXTINT
2
are received at a logic level of “1”, each of the interrupt reception registers
1
,
2
,
3
generates an external interrupt signal IFR
0
, IFR
1
, IFR
2
at a logic level of “1”. Further, if the priorities are EXTINT
0
>EXTINT
1
>EXTINT
2
, the interrupt priority determining circuit
4
generates the interrupt signals in the order shown in Table 1. Once the interrupt signal is generated, a corresponding accept signal AcceptINT
0
, AcceptINT
1
, AcceptINT
2
is transited to a logic level of “1” to generate a corresponding delayed external interrupt signal IFR
0
, IFR
1
, IFR
2
at a logic level of “0”.
However, the related art interrupt controller has various problems and disadvantages. Since the related art single stage interrupt controller has interrupt flag registers of only one stage, the interrupt controller cannot issue an interrupt signal in multistage, because the interrupt signal is not received, stored, and processed again but it is disregarded, even if an external interrupt signal is received again when the interrupt flag register is at a logic level of “1”. As illustrated in
FIG. 2
, which illustrates waveforms at different units in the related art interrupt controller, even if the external interrupt signals are duplicated, a subsequent external interrupt signal is disregarded while the delayed external interrupt signal (e.g., IFRO) is at a “high” level.
SUMMARY OF THE INVENTION
An object of the invention is to solve at least the above problems and/or disadvantages and to provide at least the advantages described hereinafter.
It is a further object of the present invention to recognize subsequent external interrupt signals.
Another object of the present invention is to provide a multistage interrupt controller that can issue interrupt signals in multistage.
To achieve these and other advantages, the multistage interrupt controller includes a plurality of multistage interrupt reception registers, each receiving and storing a plurality of interrupt signals to generate a priority interrupt signal. The multistage interrupt controller also includes an interrupt priority determining circuit coupled to said plurality of multistage interrupt reception registers for receiving corresponding priority interrupt signals, determining priorities of the priority interrupt signals, and generating an output signal in accordance with the priorities. Further, the multistage interrupt controller includes a feedback circuit that receives the priority interrupt signals from the multistage interruption registers to generate a feedback signal to each of the plurality of multistage interrupt reception registers.
The embodiments of the present invention also include a method for generating an interrupt signal that comprises the steps of sequentially delaying a plurality of interrupt signals in response to a feedback signal and a synchronization signal, generating a corresponding plurality of priority interrupt signals; and prioritizing the priority output signals to generate a prioritized interrupt signal.
The embodiments of the present invention further include a multistage interruption register, comprising a plurality of stages coupled in series, wherein each stage receives a feedback signal, and at least one of an interrupt signal and at least one delayed interrupt signal, and a last stage of the plurality of stages generates a priority interrupt signal, and a feedback circuit responsive to the priority interrupt signal generates the feedback signal.
Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.
REFERENCES:
patent: 4498136 (1985-02-01), Sproul, III
patent: 4805096 (1989-02-01), Crohn
patent: 5218703 (1993-06-01), Fleck et al.
patent: 5410710 (1995-04-01), Sarangdhar et al.
patent: 5481729 (1996-01-01), Shibuya et al.
patent: 5717932 (1998-02-01), Szczepanek et al.
patent: 5905897 (1999-05-01), Chou et al.
patent: 5943507 (1999-08-01), Cornish et al.
Dang Khanh
Fleshner & Kim LLP
Huynh Kim T.
Hyundai Electronics Industries Co,. Ltd.
LandOfFree
Multistage interrupt controller for receiving a plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multistage interrupt controller for receiving a plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multistage interrupt controller for receiving a plurality of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3265093