Multiprocessor system with retry-less TLBI protocol

Details Multiprocessor system with retry-less TLBI protocol Multiprocessor system with retry-less TLBI protocol

2003-04-28

2009-11-10

Kim, Matt (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S146000

Reexamination Certificate

active

07617378

ABSTRACT:
A symmetric multiprocessor data processing system (SMP) that implements a TLBI protocol, which enables multiple TLBI operations from multiple processors to complete without causing delay. Each processor includes a TLBI register associated with the TLB and TLBI logic. The TLBI register includes a sequence of bits utilized to track the completion of a TLBI issued by the processor at the other processors. Each bit corresponds to a particular processor across the system and the particular processor is able to directly set the bit in the register of a master processor once the particular processor completes a TLBI operation initiated from the master processor. The master processor is able to track completion of the TLBI operation by checking the values of each bit within its TLBI register, without requiring multi-issuance of an address-only barrier operation on the system bus.

REFERENCES:
patent: 4733348 (1988-03-01), Hiraoka et al.
patent: 4733350 (1988-03-01), Tone et al.
patent: 4779188 (1988-10-01), Gum et al.
patent: 5437017 (1995-07-01), Moore et al.
patent: 5497480 (1996-03-01), Hayes et al.
patent: 5574878 (1996-11-01), Onodera et al.
patent: 5613083 (1997-03-01), Glew et al.
patent: 5906001 (1999-05-01), Wu et al.
patent: 5928353 (1999-07-01), Yamada
patent: 6021481 (2000-02-01), Eickemeyer et al.
patent: 6038644 (2000-03-01), Irie et al.
patent: 6105113 (2000-08-01), Schimmel
patent: 6119204 (2000-09-01), Chang et al.
patent: 6345352 (2002-02-01), James et al.
patent: 6490671 (2002-12-01), Frank et al.
patent: 6604185 (2003-08-01), Fromm
patent: 6633967 (2003-10-01), Duncan
patent: 6684315 (2004-01-01), James et al.
patent: 6931510 (2005-08-01), Damron

Affiliated with

Also associated with

Rating

Multiprocessor system with retry-less TLBI protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system with retry-less TLBI protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with retry-less TLBI protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4087746