Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-03-19
2000-03-14
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711144, 711148, 711146, G06F 1212
Patent
active
060386444
ABSTRACT:
Information indicative of whether each processor unit caches data which belongs to each of the plural areas of the main memory larger than a cache line is stored in the multicast table. The destinations of a coherent processing request which should be sent to other processor units are limited by the information stored in this table. The interconnection network broadcasts the request to the limited destinations. When the processor unit of the destination of this processing request sends back a cache status of the data designated by the request, it also sends back the caching status in the processor unit concerning a specific memory area which includes the data. Depending on this send back, the request source processor unit renews a portion relating to the destination processor unit within the caching status concerning that specific memory area stored in the processor unit.
REFERENCES:
patent: 5386511 (1995-01-01), Murata et al.
patent: 5559987 (1996-09-01), Foley et al.
patent: 5581777 (1996-12-01), Kim et al.
patent: 5598550 (1997-01-01), Shen et al.
patent: 5742766 (1998-04-01), Takeuchi et al.
patent: 5826049 (1998-10-01), Ogata et al.
patent: 5829040 (1998-10-01), Son
D. Anderson & T. Shanley, "Pentium Processor System Architecture, Second Edition", Chapter 4, "Multiple Processors and the MESI Model", Mindshare, Inc. 1995, pp. 61-91.
B. Catanzaro, "Multiprocessor System Architectures", Sun Microsystems, 1994, pp. 157-170.
L. Censier & P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems", IEEE Transactions on Computers, Dec. 1978, vol. C-27, No. 12, pp. 1112-1118.
Hamanaka Naoki
Irie Naohiko
Shibata Masabumi
Hitachi , Ltd.
Peikari B. James
LandOfFree
Multiprocessor system with partial broadcast capability of a cac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system with partial broadcast capability of a cac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with partial broadcast capability of a cac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179732