Boots – shoes – and leggings
Patent
1993-06-24
1996-02-06
Swann, Tod R.
Boots, shoes, and leggings
395287, 395821, 395460, 395293, 395297, 3642314, 3642402, 364DIG1, G06F 1336, G06F 13362, G06F 13368, G06F 1340
Patent
active
054902533
ABSTRACT:
Bus arrangements are disclosed for interconnecting processors and main memory modules of a shared memory multiprocessor system. A single address bus interconnects all processors and memory modules, but odd and even memory modules communicate data to and from the processors via an odd and an even data bus. Each reading of memory occupies four bus cycles on one of the data buses. On the address bus, two of each of the four cycles are available for addressing odd and even memory modules, and the other two are available for sending invalidation addresses to the caches of the processors. The single address bus is used for transmitting a relatively narrow (32-bit) address word throughout the system, one address on each bus cycle, while the data buses are time shared to transmit a wide data word (256-bit) in four bus cycles, and each data bus is only connected to half of the main memory modules. Such an arrangement makes efficient use of limited bus resources to transmit information when and where it is needed.
REFERENCES:
patent: 4445172 (1984-04-01), Peters et al.
patent: 4481572 (1984-11-01), Ochsner
patent: 4594682 (1986-06-01), Drimak
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4736293 (1988-04-01), Patrick
patent: 4740894 (1988-04-01), Lyon
patent: 4799152 (1989-01-01), Chuang et al.
patent: 4884190 (1989-11-01), Ngai et al.
patent: 4888682 (1989-12-01), Ngai et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 5029070 (1991-07-01), McCarthy et al.
J. Archibald et al., "Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model", ACM Transactions on Computer Systems, vol. 4, No. 4, 1986, pp. 273-298.
M. S. Papamarcos et al., "A Low-Overhead Coherence Solution For Multiprocessors With Private Cache Memories", Proc. 11th Annual International Symposium on Computer Architecture, 1984, pp. 348-354.
P. Sweazey et al., "A Class Of Compatible Cache Consistency Protocols And Their Support By The IEEE Futurebus", Proc. 13th Annual Symposium on Computer Architecture, Jun. 3-5, 1986, Tokyo, Japan, pp. 414-423.
T. Lovett et al., "The Symmetry Multiprocessor System", Proc. 1988 International Conference on Parallel Processing, pp. 303-310.
Laha Subhasis
Thompson Dennis J.
AT&T Corp.
Peikari James
Swann Tod R.
Ulrich Werner
Williamson Dennis J.
LandOfFree
Multiprocessor system using odd/even data buses with a timeshare does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system using odd/even data buses with a timeshare, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system using odd/even data buses with a timeshare will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181407