Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1997-12-17
2000-04-18
Robertson, David L.
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
711163, 711 1, G06F 1214
Patent
active
060527633
ABSTRACT:
A memory unit and method for using the memory unit in a tightly coupled multiprocessor system having a split model bus is configured to perform an atomic transaction that is carried out in a synchronous mode on the basis of semaphore variables or lock variables. A decoder is included in the memory unit and generates an atomic address space and a conventional address space in an address space of a RAM portion of the memory unit. An identifier unit identifies whether a memory access request is from a bus master and is for an atomic address space or for the conventional and address space. Based on whether the access request is for the atomic address space or the conventional address space controls an atomic transaction mode-shifting unit to shift between an atomic transaction mode of operation and a normal mode of operation.
REFERENCES:
patent: 5485594 (1996-01-01), Foster
patent: 5499356 (1996-03-01), Eckert et al.
patent: 5860126 (1999-01-01), Mittal
patent: 5889983 (1999-03-01), Mittal et al.
Patent Abstracts of Japan; Physics; Section No. 1217; vol. 15; No. 242; p. 20; 3-074759; Jun. 21 1991.
Ricoh & Company, Ltd.
Robertson David L.
LandOfFree
Multiprocessor system memory unit with split bus and method for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system memory unit with split bus and method for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system memory unit with split bus and method for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2345395