Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-04-12
2005-04-12
Tran, Denise (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S158000, C710S052000, C710S317000, C710S244000
Reexamination Certificate
active
06880046
ABSTRACT:
A memory access method is employed in a multiprocessor system which includes a plurality of system modules coupled via a crossbar module, where each of the system modules includes a buffer which holds data and a plurality of processors having a cache memory which temporarily holds data. The memory access method includes a step, responsive to a read request from a processor within an arbitrary system module, holding data preread from a system module other than the arbitrary system module in a buffer within the crossbar module.
REFERENCES:
patent: 5603005 (1997-02-01), Bauman et al.
patent: 5701426 (1997-12-01), Ryan
patent: 5761452 (1998-06-01), Hooks et al.
patent: 6055650 (2000-04-01), Christie
patent: 6067611 (2000-05-01), Carpenter et al.
patent: 6263405 (2001-07-01), Irie et al.
patent: 6263415 (2001-07-01), Venkitakrishnan
patent: 6341336 (2002-01-01), Arimilli et al.
patent: 6341337 (2002-01-01), Pong
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 2-307123 (1990-12-01), None
patent: 9-146840 (1997-06-01), None
Murakami Hiroshi
Odahara Kouichi
Wachi Hiroshi
Watabe Toru
Yokoi Megumi
Fujitsu Limited
Staas & Halsey , LLP
Tran Denise
LandOfFree
Multiprocessor system and memory access method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system and memory access method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system and memory access method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3436839